Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Reexamination Certificate
2011-08-23
2011-08-23
Shalwala, Bipin (Department: 2629)
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
C345S077000, C345S078000
Reexamination Certificate
active
08004479
ABSTRACT:
A method of compensating for changes in the characteristics of transistors and EL devices in an EL display, includes providing an EL display having a two-dimensional array of EL devices arranged in rows and columns, wherein each EL device is driven by a drive circuit in response to a drive signal; providing a first drive circuit for an EL device having three transistors and providing a second drive circuit for an EL device having only two transistors, and wherein a first column in the display includes at least one first drive circuit and an adjacent second column includes at least one second drive circuit; deriving a correction signal based on the characteristics of a transistor in a first drive circuit, or the EL device; and using the correction signal to adjust the drive signals applied to the first drive circuit and one or more adjacent second drive circuits.
REFERENCES:
patent: 6359398 (2002-03-01), Nakajima et al.
patent: 6369851 (2002-04-01), Marflak et al.
patent: 6433488 (2002-08-01), Bu
patent: 6677713 (2004-01-01), Sung
patent: 6856328 (2005-02-01), Holtslag
patent: 6995519 (2006-02-01), Arnold et al.
patent: 7038668 (2006-05-01), Kota et al.
patent: 7675493 (2010-03-01), Yoon et al.
patent: 7696773 (2010-04-01), Levey
patent: 7859501 (2010-12-01), Levey et al.
patent: 7868857 (2011-01-01), Nathan et al.
patent: 2004/0100430 (2004-05-01), Fruehauf
patent: 2004/0201557 (2004-10-01), Lo et al.
patent: 2005/0140599 (2005-06-01), Lee et al.
patent: 2005/0180083 (2005-08-01), Takahara et al.
patent: 2005/0204313 (2005-09-01), Enoki et al.
patent: 2005/0269995 (2005-12-01), Uchino et al.
patent: 2006/0113918 (2006-06-01), Lo et al.
patent: 2007/0195020 (2007-08-01), Nathan et al.
patent: 2008/0122760 (2008-05-01), Levey et al.
patent: 1 489 589 (2004-12-01), None
patent: 2005-037843 (2005-10-01), None
patent: WO2005/109389 (2005-11-01), None
patent: 2006/108277 (2006-10-01), None
Shahin Jafarabadiashtiani et al.: “P-25: A New Driving Method for a-Si AMOLED Displays Based on Voltage Feedback”, 2005 SID International Symposium, Boston, MA, May 24-27, 2005; [SID International Symposium], San Jose, CA: SID, US, vol. XXXVI, May 24, 2005, pp. 316-319, XP007012455, Abstract, Sections 1 & 5; Figures 6a, 6b.
International Search Report and Written Opinion of PCT/US2008/012996.
Jahinuzzaman et al, Threshold Voltage Instability of Amorphous Silicon Thin-Film Transistors Under Constant Current Stress, Appl. Phys. Lett 87, 023502 (2005).
Leon Felipe A.
Levey Charles I.
Miller Michael E.
White Christopher J.
Global OLED Technology LLC
Ketema Benyam
Morgan & Lewis & Bockius, LLP
Shalwala Bipin
LandOfFree
Electroluminescent display with interleaved 3T1C compensation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electroluminescent display with interleaved 3T1C compensation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electroluminescent display with interleaved 3T1C compensation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2680954