Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor
Patent
1998-01-20
2000-07-18
Niebling, John F.
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
438118, 438119, H01L 2144, H01L 2148, H01L 2150
Patent
active
060906413
ABSTRACT:
A design having a semiconductor microchip bonded to a circuit board is described. This design may include: a printed circuit board (58); a semiconductor microchip (56) bonded to the circuit board (58) by means of an adhesive layer placed between the bonding surface of the microchip (56) and the desired bonding site on the circuit board (58); the adhesive layer providing for thermal relief as well as electrical contact between the microchip (56) and circuit board (58), and consisting of two or more concentric regions that adjoin but do not overlap one another; one being a center core region (50) of thermally and electrically conductive material; the other being a perimeter region (54) of thermally conductive and electrically nonconductive material surrounding the center core region (50) such that the perimeter region's (54) inner boundary completely bounds the center core region (50), and such that the perimeter region's (54) outer boundary extends to a lead on the microchip (56). Other devices, systems, and methods are also disclosed.
REFERENCES:
patent: 3495322 (1970-02-01), Goldstein
patent: 4208005 (1980-06-01), Nate et al.
patent: 4647959 (1987-03-01), Smith
patent: 5147210 (1992-09-01), Patterson et al.
patent: 5448114 (1995-09-01), Kondoh et al.
patent: 5489752 (1996-02-01), Cognetti et al.
patent: 5579573 (1996-12-01), Baker et al.
patent: 5653019 (1997-08-01), Bernhardt et al.
patent: 5745985 (1998-05-01), Ghosh et al.
Ghosh Prosenjit
Thomas Sunil
Donaldson Richard L.
Jones Josetta
Neerings Ronald O.
Niebling John F.
Telecky Jr. Frederick J.
LandOfFree
Electro-thermal nested die-attach design does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electro-thermal nested die-attach design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electro-thermal nested die-attach design will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2035677