Electro-static discharge protection device for CMOS integrated c

Details Electro-static discharge protection device for CMOS integrated c Electro-static discharge protection device for CMOS integrated c

1988-10-28

1991-01-22

Jackson, Jr., Jerome

Electricity: electrical systems and devices

Safety and protection of systems and devices

With specific current responsive fault sensor

357 41, 361 91, H01L 2978

Patent

active

049874659

ABSTRACT:
An ESD protection device for CMOS integrated circuit inputs is disclosed. Two clamp components, coupled by a current limiting device, couple the pad to the circuitry of the chip. The device prevents damage to the circuit from an ESD of approximately 8000 or more volts at an input terminal.

REFERENCES:
patent: 4131908 (1978-12-01), Daub et al.
patent: 4449158 (1984-05-01), Taira
patent: 4476476 (1984-10-01), Yu et al.
patent: 4527213 (1985-07-01), Ariizumi
patent: 4543593 (1985-09-01), Fujita
patent: 4580063 (1986-04-01), Torelli et al.
patent: 4602267 (1986-07-01), Shirato
patent: 4656491 (1987-04-01), Igarashi
patent: 4733285 (1988-03-01), Ishioka et al.
patent: 4763184 (1988-08-01), Krieger et al.
Electrical Overstress . . . Proceedings, 1984, Oct. 2-4, "A CMOS in DIFIDW", Lin et al., pp. 202-209, Phila., Pa.

Affiliated with

Also associated with

Rating

Electro-static discharge protection device for CMOS integrated c does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Electro-static discharge protection device for CMOS integrated c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electro-static discharge protection device for CMOS integrated c will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1557829