Active solid-state devices (e.g. – transistors – solid-state diode – Non-single crystal – or recrystallized – semiconductor... – Amorphous semiconductor material
Reexamination Certificate
2005-12-20
2005-12-20
Tran, Minh-Loan (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Non-single crystal, or recrystallized, semiconductor...
Amorphous semiconductor material
C257S072000, C257S413000, C257S351000
Reexamination Certificate
active
06977393
ABSTRACT:
A semiconductor device that uses a high reliability TFT structure is provided. The gate electrode of an n-channel type TFT is formed by a first gate electrode and a second gate electrode that covers the first gate electrode. LDD regions have portions that overlap the second gate electrode through a gate insulating film, and portions that do not overlap. As a result, the TFT can be prevented from degradation in an ON state, and it is possible to reduce the leak current in an OFF state.
REFERENCES:
patent: 5015599 (1991-05-01), Verhaar
patent: 5247190 (1993-09-01), Friend et al.
patent: 5323042 (1994-06-01), Matsumoto
patent: 5399502 (1995-03-01), Friend et al.
patent: 5643826 (1997-07-01), Ohtani et al.
patent: 5712495 (1998-01-01), Suzawa
patent: 5923962 (1999-07-01), Ohtani et al.
patent: 6259120 (2001-07-01), Zhang et al.
patent: 6448612 (2002-09-01), Miyazaki et al.
patent: 6518594 (2003-02-01), Nakajima et al.
patent: 6617644 (2003-09-01), Yamazaki et al.
patent: 07-130652 (1995-05-01), None
patent: 08-078329 (1996-03-01), None
patent: 10-092576 (1998-04-01), None
patent: 10-135468 (1998-05-01), None
patent: 10-135469 (1998-05-01), None
patent: WO 90/13148 (1990-11-01), None
Schenk, H. et al, “Polymers for Light Emitting Diodes,” Eurodisplay '99 Proceedings of the 19th International Display Research Conference, Berlin, Germany, pp. 33-37, Sep. 6-9, (1999).
Hatano, M. et al, “A Novel Self-Aligned Gate-Overlapped LDD Poly-Si TFT with High Reliability and Performance,” International Electron Devices Meeting, Washington, D.C., Dec. 7-10, IDEM Technical Digest '97, pp. 523-526, (1997).
U.S. Appl. No. 09/432,662 (pending) to Yamazaki et al, including specification, claims, abstract, drawings and PTO filing receipt.
U.S. Appl. No. 09/441,025 (pending) to Nakajima et al, including specification, claims, abstract, drawings and PTO filing receipt.
U.S. Appl. No. 09/441,258 (pending) to Nakajima et al, including specification, claims, abstract, drawings and PTO filing receipt.
Nakajima Setsuo
Ohtani Hisashi
Yamazaki Shunpei
LandOfFree
Electro-optical device and manufacturing method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electro-optical device and manufacturing method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electro-optical device and manufacturing method thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3465327