Active solid-state devices (e.g. – transistors – solid-state diode – Non-single crystal – or recrystallized – semiconductor... – Amorphous semiconductor material
Reexamination Certificate
2002-10-01
2004-09-14
Tran, Minh-Loan (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Non-single crystal, or recrystallized, semiconductor...
Amorphous semiconductor material
C257S072000, C257S350000, C257S408000, C349S043000
Reexamination Certificate
active
06791112
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor device having circuits structured with thin film transistors (hereinafter referred to as TFT). For example, the present invention relates to the structure of electro-optical devices, typically liquid crystal display panels, and the structure of electronic equipment loaded with the electro-optical devices as parts. Note that throughout this specification semiconductor device indicates general devices that acquire their functions through the use of semiconductor characteristics, and that electro-optical devices, semiconductor circuits, and electronic equipment are also semiconductor devices.
2. Description of the Related Art
A TFT can be formed on a transparent glass substrate, so that the development of applications to active matrix type liquid crystal display devices has been positively carried out. High mobility can be obtained in a TFT utilizing a crystalline semiconductor film (hereinafter referred to as crystalline TFT), so that functional circuits are integrated on the same substrate to realize high definition image displays.
When active matrix type liquid crystal display devices have a highly minute screen resolution, it follows that one million TFTs are necessary number of pixels alone. Further, by adding a functional circuit, an even higher number of TFTs becomes necessary. In order to operate a liquid crystal display device stably, it is necessary to ensure the reliability of each individual TFT, and to operate them stably.
However, TFTs are not always equal from a reliability standpoint to MOS transistors manufactured on a single crystal semiconductor substrate. The off current (leak current) is liable to become large for a TFT, so that the phenomenon of a drop in mobility and in the on current has frequently been observed, if operated over a long period of time. As one cause for the occurrence of these phenomenons, it is thought that there is a degradation of the properties due to a hot carrier generated by an increase in the channel electric field.
On the other hand, the LDD (lightly doped drain) structure is well known as a technique for increasing the reliability with a MOS transistor. This structure has, on the inside of the source and drain regions, an even lower concentration impurity region. This low concentration impurity region is called an LDD region, and this structure can be employed with a TFT. With conventional techniques, the low concentration impurity region that becomes the LDD region is formed by a first impurity doping process using a gate electrode as a mask, and thereafter an anisotropic etching technique is utilized to form sidewalls on both sides of the gate electrode. High concentration impurity regions that become the source and drain regions are formed by a second impurity doping process using the gate electrode and the sidewalls as masks.
In addition, a structure in which the LDD region overlaps the gate electrode to some degree, through a gate insulating film, is known for a MOS transistor. There are several methods for forming this structure, and for example, GOLD (gate-drain overlapped LDD) and LATID (Large-tilt-angle implanted drain) are known. By using this type of structure, it is possible to lower the impurity concentration in the LDD region, and the hot carrier tolerance can be increased as the effective relaxation on the electric field becomes larger.
In addition, attempts have been made in which these MOSFET advantages are applied to a TFT. For example, Hatano et al (M. Hatano, H. Akimoto, and T. Sakai, IEDM97 Technical Digest, p. 523-6) realized a GOLD structure that uses sidewalls formed by silicon.
However, compared with a normal LDD structure, the structure published in the paper has a problem in that the off current (the current that flows when the TFT is in the off state) gets large, and hence a countermeasure therefor is necessary.
In order to attain high reliability with a TFT, it is necessary to examine from an element structure perspective, as in the MOS transistor technical field. However, an LDD region can be formed in a self-aligning manner, with the conventional method stated above, but it is difficult to have the gate insulating film remain well in selectiveness with the anisotropic etching process for the sidewall film, and this leads to property variations. Also, there remains a problem in that an off current is large.
SUMMARY OF THE INVENTION
The present invention provides a technique in order to overcome these types of problems, and therefore has an object of the invention to provide a TFT with a novel structure in which a gate electrode and an LDD region are overlapped each other. In order to achieve the above-mentioned object of the invention, the present invention has another object thereof to provide a technique of manufacturing a TFT with an overlapped structure of the gate electrode and the LDD region, which is simple and easier compared with the prior arts. In addition, the present invention has still another object thereof to provide a highly reliable semiconductor device in which circuits are formed with TFTs having high reliability.
In the present invention, an n-channel type TFT gate electrode is constructed by a first gate electrode and a second gate electrode that covers the first gate electrode. In this case, any conductive films can be used for the first gate electrode, but the present invention is characterized in that a semiconductor film is used for the second gate electrode.
The second gate electrode functions not only as a gate electrode, but also fulfills the role of protecting the first gate electrode.
Further, in the present invention, the semiconductor layer (active layer) of the n-channel type TFT is made up of a channel forming region, a first impurity region formed in contact with the channel forming region, and a second impurity region formed in contact with the first impurity region. The second gate electrode is formed so as to cover the first gate electrode, while an additional part of the first impurity region is also formed to overlap.
The first impurity region is a region having a lower concentration for an impurity element (i.e., a periodic table group
15
element because this is an n-channel type TFT) than that of the second impurity region, which becomes a source region or a drain region, and is called a low concentration impurity region or an LDD region. In the present invention, the second gate electrode overlaps the first impurity region, through a gate insulating film, thereby making it possible to suppress hot carrier injection and to prevent degradation.
Furthermore, the off current can be suppressed because there is also an area in the first impurity region where the second gate electrode does not overlap, and that portion works as a resistive body.
REFERENCES:
patent: 5015599 (1991-05-01), Verhaar
patent: 5247190 (1993-09-01), Friend et al.
patent: 5323042 (1994-06-01), Matsumoto
patent: 5399502 (1995-03-01), Friend et al.
patent: 5643826 (1997-07-01), Ohtani et al.
patent: 5712495 (1998-01-01), Suzawa
patent: 5923962 (1999-07-01), Ohtani et al.
patent: 6259120 (2001-07-01), Zhang et al.
patent: 6448612 (2002-09-01), Miyazaki
patent: 6518594 (2003-02-01), Nakajima et al.
patent: 6617644 (2003-09-01), Yamazaki et al.
patent: 07-130652 (1995-05-01), None
patent: 08-078329 (1996-03-01), None
patent: 10-092576 (1998-04-01), None
patent: 10-135468 (1998-05-01), None
patent: 10-135469 (1998-05-01), None
patent: WO 90/13148 (1990-11-01), None
Schenk, H. et al, “Polymers for Light Emitting Diodes,” Eurodisplay '99, Proceedings of the 19th International Display Research Conference, Berlin, Germany, Sep. 6-9, 1999, pp. 33-37.
Hatano, M. et al, A Novel Self-Aligned Gate-Overlapped LDD Poly-Si TFT with High Reliability and Performance, IDEM Technical Digest '97, International Electron Devices Meeting, Dec. 7-10, 1997, Washington, D.C., pp. 523-526.
English Abstract re JP 7-130652, published May 19, 1995.
English Abstract re JP 8-078329, published Mar. 22, 1996.
Eng
Nakajima Setsuo
Ohtani Hisashi
Yamazaki Shunpei
Cook Alex McFarron Manzo Cummings & Mehler, Ltd.
Semiconductor Energy Laboratory Co,. Ltd.
Tran Minh-Loan
LandOfFree
Electro-optical device and manufacturing method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electro-optical device and manufacturing method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electro-optical device and manufacturing method thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3232218