Electrically reprogrammable EPROM cell with merged transistor an

Details Electrically reprogrammable EPROM cell with merged transistor an Electrically reprogrammable EPROM cell with merged transistor an

1994-11-17

1995-10-03

Nelms, David C.

Static information storage and retrieval

Floating gate

Particular biasing

257315, 257316, 257320, G11C 1134

Patent

active

054557933

ABSTRACT:
A novel nonvolatile memory cell structure is provided using a non-self aligned CMOS process with two independent N+ implants using a two or a three polysilicon layer technology that allows in-circuit electrical erase and reprogramming together with reduction in cell size requirement. The novel memory cell is implemented with a merged transistor structure having an access transistor and a programmable transistor. The memory cell is constructed by having the control gate, formed of a first polysilicon layer, covering a portion of the channel length between drain and source to form the access portion of the merged transistors, and a floating gate formed of a second polysilicon layer overlapping a second portion of the channel length to form the programmable transistor portion of the merged transistor. Such merged transistor structure is equivalent to two transistors in series, a programmable transistor in series with an access transistor. A memory cell structure described in accordance with this invention allows a reduction of the portion of the floating gate covering the programmable transistor portion of the channel length. This results in a reduction in the floating gate to substrate capacitance (C.sub.FB) thereby improving the programming coupling ratio and reducing the overall cell size.

REFERENCES:
patent: 4099196 (1978-07-01), Simko
patent: 4336603 (1982-06-01), Kotecha
patent: 4999812 (1991-03-01), Amin
patent: 5057886 (1991-10-01), Riemenschneider
patent: 5091882 (1992-02-01), Naruke
patent: 5101250 (1992-03-01), Arima et al.
patent: 5111430 (1992-05-01), Morie
patent: 5235544 (1993-08-01), Caywood
patent: 5268318 (1993-12-01), Harari
S. Mukherjee et al., A Single Transistor EEPROM Cell and Its Implementation in a 512K CMOS EEPROM, Int. Electron Devices Meeting, Paper 26.1, pp. 616-619.
H. Kume et al., A Flash-Erase EEPROM Cell with an Asymmetric Source and Drain Structure, Int. Electron Dev. Meeting, Paper 25.8, pp. 560-563.
G. Samachisa et al., A 128K Flash EEPROM Using Double Polysilicon Technology, 1987 IEEE International Solid-State Circuits Conf., Paper 7.4, pp. 76-77.
F. Masuoka et al., A New Flash E.sup.2 PROM Cell Using Crippled Polysilicon Technology, 1985, IEEE International Solid-State Circuits Conf., pp. 168-169.
F. Masuoka et al, A 256K Flash EEPROM Using Triple Polysilicon Technology, 1985 IEEE International Solid-State Circuits Conf., pp. 168-169.
V. N. Kynett et al., An In-System Reprogrammable 256K CMOS Flash Memory, 1988 IEEE International Solid-State Circuits Conf., pp. 132-133.

Affiliated with

Also associated with

Rating

Electrically reprogrammable EPROM cell with merged transistor an does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Electrically reprogrammable EPROM cell with merged transistor an, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrically reprogrammable EPROM cell with merged transistor an will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1081809