Semiconductor device manufacturing: process – Electron emitter manufacture
Patent
1996-10-15
2000-01-04
Nguyen, Tuan H.
Semiconductor device manufacturing: process
Electron emitter manufacture
445 24, H01L 2100
Patent
active
060109173
ABSTRACT:
A method for fabricating microelectronic deices in which an interconnect layer is electrically isolated from large protuberances that project from a lower conductive layer to a desired endpoint of a chemical-mechanical planarization process. The lower conductive layer is covered with an insulating material to form an insulator layer that generally follows the contour of the lower conductive layer and any large protuberances. A highly conductive interconnect material is then deposited over the insulator layer to form an interconnect layer that generally follows the contour of the insulator layer. The interconnect layer may be deposited directly on the insulator layer, or it may be deposited on an intermediate layer between the interconnect layer and the insulator layer. After the upper conductive layer is deposited, the insulator layer and the upper conductive layer are planarized with a chemical-mechanical planarization process to a desired endpoint.
REFERENCES:
patent: 4940916 (1990-07-01), Borel et al.
patent: 5162704 (1992-11-01), Kobori et al.
patent: 5186670 (1993-02-01), Doan et al.
patent: 5194344 (1993-03-01), Cathey, Jr. et al.
patent: 5194346 (1993-03-01), Rolfson et al.
patent: 5205770 (1993-04-01), Lowrey et al.
patent: 5210472 (1993-05-01), Casper et al.
patent: 5212426 (1993-05-01), Kane
patent: 5229331 (1993-07-01), Doan et al.
patent: 5232549 (1993-08-01), Cathey et al.
patent: 5259799 (1993-11-01), Doan et al.
patent: 5283500 (1994-02-01), Kochanski
patent: 5372973 (1994-12-01), Doan et al.
patent: 5653619 (1997-08-01), Cloud et al.
patent: 5683282 (1997-11-01), Liu et al.
Lee, Kon Jiun, "Current Limiting of Field Emitter Array Cathodes," thesis, Georgia Institute of Technology, 1986.
Yokoo et al., "Active Control of Emission Current of Field Emitter Array," Revue "Le Vide, les couches Minces"--Supplement au No. 271--Mar.-Apr. 1994, pp. 58-61.
Cathey Jr., David A., "Field Emission Displays," Micron Display Technology, Inc. Technical Paper.
Alwan James J.
Cathey David A.
Tjaden Kevin
Micro)n Technology, Inc.
Nguyen Tuan H.
LandOfFree
Electrically isolated interconnects and conductive layers in sem does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electrically isolated interconnects and conductive layers in sem, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrically isolated interconnects and conductive layers in sem will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1072108