Static information storage and retrieval – Floating gate – Particular biasing
Patent
1994-02-24
1995-03-28
LaRoche, Eugene R.
Static information storage and retrieval
Floating gate
Particular biasing
365218, 257316, G11C 1134
Patent
active
054023734
ABSTRACT:
A NAND cell type EEPROM has bit lines, each of which is associated with a NAND cell unit including a series array of four memory cell transistors. Each transistor is a MOSFET with a control gate and a floating gate for data storage. The memory cell transistors are connected at their control gates to word lines, respectively. One end of the NAND cell unit is connected through a first select transistor to a corresponding bit line; the other end thereof is connected via a second select transistor to a source voltage. The memory cell transistors and the select transistors are arranged in a well region formed in a substrate. In an erase mode, the bit line voltage, the substrate voltage and the well voltage are held at a high voltage, whereas the word lines are at zero volts. The gate potential of the select transistors is held at the high voltage, whereby the internal electric field of these select transistors is weakened to improve the dielectric breakdown characteristic thereof.
REFERENCES:
patent: 4233526 (1980-11-01), Kurogi et al.
patent: 4884239 (1989-11-01), Ono et al.
patent: 4959812 (1990-09-01), Momodomi et al.
patent: 5077691 (1991-12-01), Haddad et al.
patent: 5283758 (1994-02-01), Nakayama et al.
patent: 5293337 (1994-03-01), Aritome et al.
1986 Symposium of VLSI Technology; May 28-30, 1986/San Diego; R. Stewart, et al.; "A High Density EPROM Cell And Array"; pp. 89-90.
RCA David Sarnoff Research Ctr., Rte. 1, Princeton, N.J., VII-9, R. Stewart, et al., "A High Density EPROM Cell And Array", pp. 89-90.
IBM Technical Disclosure Bulletin, vol. 27, No. 6, Nov. 1984, E. Adler, "Densely Arrayed EEPROM Having Low-Voltage Tunnel Write", pp. 3302-3307.
Aritome Seiichi
Iwata Yoshihisa
Kirisawa Ryouhei
Momodomi Masaki
Shirota Riichiro
Dinh Son
Kabushiki Kaisha Toshiba
LaRoche Eugene R.
LandOfFree
Electrically erasable programmable read-only memory with electri does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electrically erasable programmable read-only memory with electri, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrically erasable programmable read-only memory with electri will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2256326