Electrically-erasable and programmable ROM with pulse-driven mem

Details Electrically-erasable and programmable ROM with pulse-driven mem Electrically-erasable and programmable ROM with pulse-driven mem

1996-07-30

1998-10-06

Nelms, David C.

Static information storage and retrieval

Floating gate

Multiple values

36518513, 36518523, 36518529, G11C 1134

Patent

active

058187537

ABSTRACT:
Multi-value data pieces of one block are held in correspondence with a plurality of bit lines included in this block. One of the multi-value data pieces is produced. The former held multi-value data pieces and the latter produced multi-value data pieces are compared with each other, and only bit lines corresponding to portions which hold the multi-value data pieces each being coincident with the produced multi-value data pieces are made active. Then, the produced multi-value data pieces are simultaneously written in multi-value memory cells connected to the bit lines being made active.

REFERENCES:
patent: 4282446 (1981-08-01), McElroy
patent: 4432072 (1984-02-01), Chao et al.
patent: 4574273 (1986-03-01), Atsumi et al.
patent: 4649520 (1987-03-01), Eitan
patent: 4797856 (1989-01-01), Lee et al.
patent: 4811292 (1989-03-01), Watanabe
patent: 4931997 (1990-06-01), Mitsuishi et al.
patent: 4953123 (1990-08-01), Takeuchi et al.
patent: 4958317 (1990-09-01), Terada et al.
patent: 5068827 (1991-11-01), Yamada et al.
patent: 5075888 (1991-12-01), Yamauchi et al.
patent: 5126808 (1992-06-01), Montalvo et al.
patent: 5126969 (1992-06-01), Kawana
patent: 5132935 (1992-07-01), Ashmore, Jr.
patent: 5179536 (1993-01-01), Kasa et al.
patent: 5278794 (1994-01-01), Tanaka et al.
patent: 5282161 (1994-01-01), Villa
patent: 5283758 (1994-02-01), Nakayama et al.
patent: 5327385 (1994-07-01), Oyama
patent: 5402373 (1995-03-01), Aritome et al.
patent: 5406521 (1995-04-01), Hara
patent: 5412601 (1995-05-01), Sawada et al.
patent: 5491656 (1996-02-01), Sawada
patent: 5602779 (1997-02-01), Gotou
patent: 5615146 (1997-03-01), Gotou
patent: 5623444 (1997-04-01), Gotou et al.
International Electron Devices Meeting. Dec. 8, 1980, Washington, D.C., USA, pp. 602-606, Kupec et al, Triple Level Polysilicon E2PROM with Single Tgransistor Per Bit'.
IEEE Journal of Solid-State Circuits, vol. 29, No. 2, Feb., 1994, pp. 147-150, M. Lanzoni et al, A Novel approach to controlled programming of tunnel-based floating-gate MOSFET'S.
IEEE Electron Device Letters, vol. 16, No. 3, Mar., 1995, New Operation Mode for Stacked-Gate Flash Memory Cell, Hiroshi Gotou.

Affiliated with

Also associated with

Rating

Electrically-erasable and programmable ROM with pulse-driven mem does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Electrically-erasable and programmable ROM with pulse-driven mem, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrically-erasable and programmable ROM with pulse-driven mem will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-86344