Electrically erasable and programmable non-volatile memory syste

Details Electrically erasable and programmable non-volatile memory syste Electrically erasable and programmable non-volatile memory syste

1992-03-12

1994-06-14

Canney, Vincent P.

Excavating

365201, 371 214, G01R 3128

Patent

active

053216997

ABSTRACT:
An EEPROM includes an array of memory cell transistors, which is divided into cell blocks each including NAND cell units of series-connected cell transistors. A sense amplifier is connected to bit lines and a comparator. A data-latch circuit is connected to the comparator, for latching a write-data supplied from a data input buffer. After desired cell transistors selected for programming in a selected block are once programmed, a write-verify operation is performed. The comparator compares the actual data read from one of the programmed cell transistors with the write-data, to verify its written state. The write-verify process checks the resulting threshold voltage for variations using first and second reference voltages defining the lower-limit and upper-limit of an allowable variation range. If the comparison results under employment of the first voltage shows that an irregularly written cell transistor remains with an insufficient threshold voltage which is so low as to fail to fall within the range, the write operation continues for the same cell transistor. If the comparison results under employment of the second voltage shows that an excess-written cell transistor remains, the block is rendered "protected" at least partially.

REFERENCES:
patent: 4903265 (1990-02-01), Shannon et al.
IBM Technical Disclosure Bulletin, vol. 29, No. 9, Feb. 1987, pp. 4145, 4146, "EPROM Programming Device".
Design&Elektronik, Ausgabe 9, Apr. 26, 1988, pp. 34, 37 and 38, F. Harant, "Flash-Die Neue Speichertechnologie".
IEEE Journal of Solid-State Circuits, vol. 25, No. 2, Apr. 1990, pp. 417-424, Y. Iwata, et al. "A High-Density NAND EEPROM with Block-Page Programming for Microcomputer Applications".
IEEE Journal of Solid-State Circuits, vol. 24, No. 5, Oct. 1989, pp. 1259-1263, V. N. Kynett, et al., "A 90-NS One-Million Erase/Program Cycle 1-Mbit Flash Memory".
1990 Symposium on VLSI Circuits, pp. 105-106, T. Tanaka, et al., "A 4-Mbit Nand-EEPROM with Tight Programmed VT Distribution".

Affiliated with

Also associated with

Rating

Electrically erasable and programmable non-volatile memory syste does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Electrically erasable and programmable non-volatile memory syste, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrically erasable and programmable non-volatile memory syste will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1254860