Static information storage and retrieval – Floating gate – Particular biasing
Patent
1982-02-19
1984-12-04
Moffitt, James W.
Static information storage and retrieval
Floating gate
Particular biasing
365218, G11C 1140
Patent
active
044868596
ABSTRACT:
A non-volatile EAROS (Electrically Alterable Read Only Storage) memory array with fast reading and writing capability and a minimized cell size. Each cell of the array is composed of a floating gate first FET and a standard second FET connected in series between a reading bit line and a programming bit line for the row in which the cell is located. The floating gate of the first FET is connected through a capacitor to the common connection point between the first and second FET. DEIS (Dual Electron Injection Stack) material is used for the dielectric of a capacitor lying above the floating gate of the first FET. In programming the cell, a positive charge is stored on the floating gate of the first FET. When the cell is erased, the charge on the floating gate is reduced to zero, or at most a small negative charge. Because no large negative charge is stored on the floating gate, the voltages which can be applied to the diffusions of the cell are reduced, and thereby the cell area is correspondingly reduced.
REFERENCES:
patent: 4051464 (1977-09-01), Huang
patent: 4185319 (1980-01-01), Stewart
patent: 4314265 (1982-02-01), Simko
patent: 4357685 (1982-11-01), Daniele et al.
patent: 4434478 (1984-02-01), Cook et al.
IEEE Trans. on Elec. Devices, vol. ED-28 No. 9, Sep. 1981, pp. 1047-1053, D. J. DiMaria et al., "Dual-Electron-Injector-Structure . . .".
Electronics, Feb. 28, 1980, pp. 113-117, Johnson et al., "16-K EE-PROM Relies on Tunneling for Byte-Erasable Program Storage".
IEEE Journal of Solid-State Circuits, vol. SC-15, No. 3, Jun. 1980, B. Giebel, An 8K EEPROM Using the SIMOS Storage Cell.
IEEE Journal of Solid-State Circuits, vol. SC-15, No. 3, Jun. 1980, T. Hagiwara et al., "A 16 Kbit Electrically Erasable PROM . . .".
IEEE Trans. on Electron Devices, vol. ED-26, No. 4, Apr. 1979, D. Guterman et al., "An Electrically Alterable Nonvolatile . . .".
ISSCC 77/Feb. 18, 1977, FAM 15.5: Electrically Alterable 8192 Bit N-Channel . . . Muller et al.
Electronics, Dec. 9, 1976, "An Electrically Alterable ROM and It Doesn't Use Nitride" J. Kelley et al.
Duffield Edward H.
International Business Machines - Corporation
Moffitt James W.
LandOfFree
Electrically alterable read-only storage cell and method of oper does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electrically alterable read-only storage cell and method of oper, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrically alterable read-only storage cell and method of oper will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1586242