Static information storage and retrieval – Floating gate – Particular biasing
Patent
1976-12-27
1978-10-24
Moffitt, James W.
Static information storage and retrieval
Floating gate
Particular biasing
365104, G11C 1140
Patent
active
041225449
ABSTRACT:
An N-channel, double level poly, MOS read only memory or ROM array is electrically programmable by floating gates which are interposed between the gate oxide and control gates formed by two address lines. The cells may be electrically erased by applying selected voltages to the source, drain, control gate and substrate; the floating gate discharges through the insulator between the floating gate and the control gate, i.e., between first and second level polysilicon. An enhancement mode transistor in series with the floating gate device in each cell provides an improved voltage window for deprogramming.
REFERENCES:
patent: 3836992 (1974-09-01), Abbas et al.
patent: 3984822 (1976-10-01), Simko et al.
Chang, "Nonvolatile Semiconductor Memory Devices", Proceedings of the IEEE, vol. 64, No. 7, 7/76, pp. 1039-1059.
Iizuka et al., "Electrically Alterable Avalanche-Injection-Type MOS Read-Only Memory with Stacked-Gate Structure", IEEE Trans. on Electron Device, vol. ed. 23, No. 4, 4/76, pp.379-387.
James, "Electrically Rewritable Nonvolatile Storage Having Reduced Write Voltage", IBM Tech. Disc. Bulletin, vol. 16, No. 2, 7/73, pp. 690-691.
Comfort James T.
Graham John G.
McElheny Donald
Moffitt James W.
Texas Instruments Incorporated
LandOfFree
Electrically alterable floating gate semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electrically alterable floating gate semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrically alterable floating gate semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2340444