Electrical interface for memory connector

Details Electrical interface for memory connector Electrical interface for memory connector

2005-12-07

2008-12-02

Hammond, Briggitte R (Department: 2833)

Electrical connectors

Preformed panel circuit arrangement, e.g., pcb, icm, dip,...

With provision to conduct electricity from panel circuit to...

C439S077000, C439S079000, C361S803000

Reexamination Certificate

active

07458821

ABSTRACT:
According to some embodiments, a connector to receive a memory module includes a first row of a first plurality of interconnect ends, a second row of a second plurality of interconnect ends adjacent to the first row, and a third row of a third plurality of interconnect ends adjacent to the second row. An interconnect end of the first plurality of interconnect ends, an interconnect end of the second plurality of interconnect ends, and an interconnect end of the third plurality of interconnect ends may be substantially aligned.

REFERENCES:
patent: 4859190 (1989-08-01), Anderson
patent: 5511985 (1996-04-01), Noschese et al.
patent: 5852725 (1998-12-01), Yen
patent: 5961352 (1999-10-01), Denny et al.
patent: 6152742 (2000-11-01), Cohen et al.
patent: 6821144 (2004-11-01), Choy
patent: 6830470 (2004-12-01), Lynch et al.
patent: 6934163 (2005-08-01), Dow
patent: 7362589 (2008-04-01), Gay
patent: 2006/0221590 (2006-10-01), Campini et al.

Affiliated with

Also associated with

Rating

Electrical interface for memory connector does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Electrical interface for memory connector, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrical interface for memory connector will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4035859