Semiconductor device manufacturing: process – Including control responsive to sensed condition – Electrical characteristic sensed
Reexamination Certificate
2006-01-10
2006-01-10
Potter, Roy (Department: 2822)
Semiconductor device manufacturing: process
Including control responsive to sensed condition
Electrical characteristic sensed
C438S014000, C438S018000
Reexamination Certificate
active
06984531
ABSTRACT:
A test structure pattern includes a first comb having a first set of tines, and a second comb having a second set of tines of the same width and spacing as the first set of tines. When the test structure pattern is stepped between fields on a wafer, the first comb and the second comb at least partially overlap on photoresist over a scribe lane between the fields. When the photoresist is developed, the overlap of the first comb and the second comb generates a metal comb. Electrical continuity is checked for the metal tines of the metal comb to determine the misalignment of the fields.
REFERENCES:
patent: 5250704 (1993-10-01), Van Le et al.
patent: 6399400 (2002-06-01), Osann, Jr. et al.
patent: 6680484 (2004-01-01), Young
patent: 6696849 (2004-02-01), Ban et al.
Hsia David C.
Micrel Inc.
Patent Law Group LLP
Potter Roy
LandOfFree
Electrical field alignment vernier does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electrical field alignment vernier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrical field alignment vernier will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3593421