Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Reexamination Certificate
2006-09-19
2006-09-19
Mengistu, Amare (Department: 2673)
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
C345S204000
Reexamination Certificate
active
07109961
ABSTRACT:
In order to perform operations securely, a high potential power supply is connected to a gate electrode of a P-type TFT to which data signals are input. Similarly, a low potential power supply is connected to a gate electrode of an N-type TFT. Thus, a TFT to which data signals are input can be turned OFF during a non-operating period. Switch TFT's are provided between the high potential power supply and the P-type TFT and between the low potential power supply and the N-type TFT so as to turn the TFT OFF as required. Similarly, Switch TFT's are provided between a data signal input terminal and a P-type TFT and between a data signal input terminal and an N-type TFT such that a data signal can be input thereto as required. The switching is controlled by using a latch signal and an inverse latch signal. Therefore, a latch circuit without a level shifter can be produced which can operate with stability.
REFERENCES:
patent: 5136622 (1992-08-01), Plus
patent: 5883798 (1999-03-01), Yamaguchi
patent: 5936459 (1999-08-01), Hamamoto
patent: 6057823 (2000-05-01), Aoki et al.
patent: 6072345 (2000-06-01), Ooishi
patent: 6114907 (2000-09-01), Sakurai
patent: 6232795 (2001-05-01), Takahashi et al.
patent: 6252426 (2001-06-01), Fulkerson
patent: 6275210 (2001-08-01), Maekawa
patent: 6563744 (2003-05-01), Kuroki
patent: 6593920 (2003-07-01), Okumura et al.
patent: 6603453 (2003-08-01), Yamazaki et al.
patent: 6759701 (2004-07-01), Shimizume
patent: 2001/0017609 (2001-08-01), Okumura et al.
patent: 2001/0040469 (2001-11-01), Takahashi et al.
patent: 2002/0024362 (2002-02-01), Takahaski et al.
patent: 2002/0047733 (2002-04-01), Shimizume
patent: 2002/0130683 (2002-09-01), Nishio et al.
patent: 2003/0012330 (2003-01-01), Osame
patent: 2004/0004593 (2004-01-01), Okumura et al.
patent: 2004/0061542 (2004-04-01), Osame et al.
patent: 2004/0257117 (2004-12-01), Kimura
patent: 11-184440 (1999-07-01), None
patent: 2000-339985 (2000-12-01), None
English Abstract re Japanese Patent Application No. 11-184440 published Jul. 9, 1999.
European Search Report re application No. EP 03021743.4, dated Sep. 29, 2004.
Cook Alex McFarron Manzo Cummings & Mehler, Ltd.
Mengistu Amare
Semiconductor Energy Laboratory Co,. Ltd.
LandOfFree
Electric circuit, latch circuit, display apparatus and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electric circuit, latch circuit, display apparatus and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electric circuit, latch circuit, display apparatus and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3619942