Electrical computers and digital processing systems: processing – Architecture based instruction processing
Patent
1996-10-24
1999-10-12
Powell, Mark R.
Electrical computers and digital processing systems: processing
Architecture based instruction processing
712 23, 712 25, 712218, 712232, 708521, G06F 900, G06F 104
Patent
active
059648660
ABSTRACT:
The invention relates to a processor having a data flow unit for processing data in a plurality of steps. In one version, the data flow unit includes a plurality of consecutive stages which include logic for performing steps of the data processing, the stages being coupled together by a data path, at least one stage being coupled to a transceiver which causes data to be provided to the stage for processing or to bypass the stage unprocessed in response to a stage enable signal; a synchronizer which receives processed data from the stages and causes the processed data to be provided to external logic in synchronization with a clock signal.
REFERENCES:
patent: 4907187 (1990-03-01), Terada et al.
patent: 5148529 (1992-09-01), Ueda et al.
patent: 5280597 (1994-01-01), Takata et al.
patent: 5386585 (1995-01-01), Traylor
patent: 5513132 (1996-04-01), Williams
patent: 5553276 (1996-09-01), Dean
patent: 5572690 (1996-11-01), Molnar et al.
patent: 5732233 (1998-03-01), Klim et al.
patent: 5737614 (1998-04-01), Durham et al.
patent: 5752070 (1998-05-01), Martin et al.
patent: 5794019 (1998-08-01), Genduso et al.
patent: 5835790 (1998-11-01), Nagai et al.
patent: 5887129 (1999-03-01), Day et al.
Farnsworth, Craig. "Low Power Implementations of an I2C-Bus I/O Expander", master's thesis presented to the University of Manchester, United Kingdom, pp. 1-126, Aug. 1994.
[PAVE94] Paver, Nigel C., "The Design of an Asynchronous Microprocessor". A thesis presented at the University of Manchester, United Kingdon (pp. 1-11, 17-36, 57-83, and 111-130), Jun. 1994.
[FARN94] Farnsworth, C. "Low Power Implementations of an 12 C-Bus Expander". A Master's thesis presented to the University of Manchester, Manchester, United Kingdom (abstract only). Located at http://www.cs.man.ac.uk., Dec. 1994.
Anonymous, "Dynamic Pipelined Skip Stage Unit", International Business Machines Technical Disclosure Bulletin, vol. 34, No. 7A, pp. 102-103, Dec. 1991.
Anonymous, "Phase Selector and Synchronizer for Two Phase Clock Circuits", International Businessness Machines Technical Disclosure Bulletin, vol. 25, No. 11A, Apr. 1983.
Faxcimilie transmission from Janet Wallwore of University of Manchester, p. 1, Aug. 1998.
Franklin et al., "Clocked and Asynchronous Instruction Pipelines", Proceedings on the 26th International Symposium on Microarchitecture, pp. 177-184, Dec. 1993.
[PAVE94] Paver, Nigel C. The Design and Implimentation of Asynchronous Microprocessor. A thesis presented to the University of Manchester, Manchester, United Kingdom. (pp. 1-11, 17-36, 57-83, & 111-130). Available at http://www.cs.man.ac.uk/amulet/publicatio, 1994.
[FARN94] Farnsworth, C. "Low Power Implimentations of an 12C-Bus Expander," A Master's thesis presented to the University of Manchester, Manchester, United Kingdon. (abstract only) Available at http://www.cs.man.ac.uk/amulet/publications/thesis/, 1994.
Morton, Shannon V. et al. "ECSTAC: A Fast Asynchronous Microprocessor." Los Alimos: IEEE Computer Society Press. Presented at the Second Working Conference on Asynchronous Design Methodologies, May 31, 1995.
[ENDE96] Endecott, Philipp Brian. "SCALP: A Superscalar Asynchronous Low Power Processor." A Master's thesis presented to the University of Manchester, Manchester, United Kingdom. (pp. 1-7, 10, 69-86) Available at http://www.cs.man.ac.uk/amulet/publications, Jun. 10, 1996.
Durham Christopher McCall
Klim Peter Juergen
England Anthony V.S.
International Business Machines - Corporation
Powell Mark R.
Rossi Jeffrey Allen
LandOfFree
Elastic self-timed interface for data flow elements embodied as does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Elastic self-timed interface for data flow elements embodied as , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Elastic self-timed interface for data flow elements embodied as will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-647990