Efficient self-timed marking of lengthy variable length instruct

Details Efficient self-timed marking of lengthy variable length instruct Efficient self-timed marking of lengthy variable length instruct

1997-12-23

1999-08-24

Treat, William M.

Electrical computers and digital processing systems: processing

Instruction decoding

Decoding instruction to accommodate variable length...

G06F 930

Patent

active

059419822

ABSTRACT:
A self-timed instruction marking circuit includes a long instruction processing system to divide long instruction processing between two columns of the instruction marking circuit. Length decoders are interconnected across columns to signal the presence and length of long instructions. Self-timed marking can continue without alteration. The number of connections required by the instruction marking circuit are reduced. The marking process can be optimized to efficiently process all instructions by setting the definition of a long instruction such that commonly executed instructions are not included.

REFERENCES:
patent: 5488710 (1996-01-01), Sato et al.
patent: 5539347 (1996-07-01), Grochowski et al.
patent: 5758116 (1998-05-01), Lee et al.
patent: 5870599 (1999-02-01), Hinton et al.

Affiliated with

Also associated with

Rating

Efficient self-timed marking of lengthy variable length instruct does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Efficient self-timed marking of lengthy variable length instruct, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient self-timed marking of lengthy variable length instruct will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-462619