Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – With bootstrap circuit
Patent
1998-06-29
2000-07-25
Kim, Jung Ho
Miscellaneous active electrical nonlinear devices, circuits, and
Specific identifiable device, circuit, or system
With bootstrap circuit
327530, 363 59, H03K 301
Patent
active
060940956
ABSTRACT:
A method and apparatus comprising a first circuit configured to generate a first output in response to a first input, a second circuit configured to present a second output in response to a second input, and a third circuit configured to generate a first voltage signal and a second voltage signal in response to the first output and said second output. The first voltage signal may be above the positive supply and the second voltage signal may be below the negative supply.
REFERENCES:
patent: 4897774 (1990-01-01), Bingham et al.
patent: 4935644 (1990-06-01), Tsujimoto
patent: 5059815 (1991-10-01), Bill et al.
patent: 5276646 (1994-01-01), Kim et al.
patent: 5311480 (1994-05-01), Schreck
patent: 5319604 (1994-06-01), Imondi et al.
patent: 5371705 (1994-12-01), Nakayama et al.
patent: 5438542 (1995-08-01), Atsumi et al.
patent: 5461557 (1995-10-01), Tamagawa
patent: 5592430 (1997-01-01), Ohtsuki
patent: 5600551 (1997-02-01), Luscher, Jr.
patent: 5701272 (1997-12-01), Brennan, Jr.
patent: 5757228 (1998-05-01), Furutani
patent: 5761058 (1998-06-01), Kanda et al.
patent: 5767735 (1998-06-01), Javanifard et al.
patent: 5796656 (1998-08-01), Kowshik et al.
patent: 5812459 (1998-09-01), Atsumi et al.
patent: 5841696 (1998-11-01), Chen et al.
patent: 5889664 (1999-03-01), Oh
IEEE JSSC, vol. 33, No. 1, Jan., 1998, Internal Voltage Generator for Low Voltage Quarter-Micrometer Flash Memories, T. Kawahara, et al.
IEEE JSSC, vol. 32, No. 8, Aug. 1997, "Circuit Techniques for 1.5V Power Supply Flash Memory", N. Otsuka and M. Horowitz.
IEEE JSSC, vol. 31, No. 11, Nov. 1996, "Bit-Line Clamped Sensing Multiplex and Accurate High Voltage Generator for Quarter-Micron Flash Memories", T. Kawahara, et al.
IEEE JSSC, vol. 27, No. 11, Nov. 1992, A 5V-only 16Mb Flash Memory with Sector Erase Mode, T. Jinbo et al.
IEEE JSSC, vol. 27, No. 11, Nov. 1992, A 5V-only Operation 0.6-.beta.m Flash EEPROM with Row Decoder Scheme in Triple-Well Structure, A. Umezawa, et al.
"Non-Volatile Semiconductor Memories, Technologies, Design and Applications", IEEE Press, Ed Chenming Hu, 1991.
IEEE JSSC, vol. 24, No. 5, Oct. 1989, "Analysis and Modeling of On-Chip High-Voltage Generator Circuits for Use in EEPROM Circuits", Witters, et al.
IEEE JSSC, vol. 32, No. 6, Jun. 1997, "Efficiency Improvement in Charge Pump Circuits", Wang et al.
IEEE JSSC, vol. 32, No. 1, Jan. 1997, "Program Load Adaptive Voltage Generator for Flash Memories", Fiocchi, et al.
IEEE JSSC, vol. SC-18, No. 5, Oct. 1983, "Control Logic and Cell Design for a 4K NVRAM", Lee, et al.
IEEE JSSC, vol. SC-18, No. 5, Oct. 1983, "High-Voltage Regulation and Process Considerations for High-Density 5V-only E.sup.2 PROM's", Oto, et al.
IEEE JSSC, vol. SC-11, No. 4, Jun. 1976, "On-Chip High-Voltage Generation in NMOS Integrated Circuits Using an Improved Voltage Multiplier Technique", John F. Dickson.
Murray Kenelm
Whately Morgan
Cypress Semiconductor Corp.
Kim Jung Ho
Maiorana P.C. Christopher P.
LandOfFree
Efficient pump for generating voltages above and/or below operat does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Efficient pump for generating voltages above and/or below operat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient pump for generating voltages above and/or below operat will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1339293