Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2005-06-07
2005-06-07
Nguyen, Tan T. (Department: 2827)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185180
Reexamination Certificate
active
06903979
ABSTRACT:
A method of programming a PMOS stacked gate memory cell is provided that utilizes the correlation between injection current and substrate current during the programming cycle to provide a feedback correction to the control gate of the memory cell to compensate for the negative potential shift on the floating gate as a result of its charging time.
REFERENCES:
patent: 4698787 (1987-10-01), Mukherjee et al.
patent: 5487033 (1996-01-01), Keeney et al.
patent: 5566111 (1996-10-01), Choi
Brisbin Douglas J.
Hopper Peter J.
Mirgorodski Yuri
Vashchenko Vladislav
National Semiconductor Corporation
Nguyen Tan T.
Stallman & Pollock LLP
LandOfFree
Efficient method of PMOS stacked-gate memory cell... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Efficient method of PMOS stacked-gate memory cell..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient method of PMOS stacked-gate memory cell... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3470921