Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Patent
1998-03-27
2000-07-04
Mai, Tan V.
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
G06F 742
Patent
active
060852127
ABSTRACT:
An optimized multimedia execution unit configured to perform vectored floating point and integer instructions. The execution unit may include an add/subtract pipeline having far and close data paths. The far data path is configured to handle effective addition operations, as well as effective subtraction operations for operands having an absolute exponent difference greater than one. The close data path, conversely, is configured to handle effective subtraction operations for operands having an absolute exponent difference less than or equal to one. The close data path may include an adder unit configured to generate a first and second output value. The first output value is equal to the first input operand plus an inverted version of the second input operand, while the second output value is equal to the first output value plus one. The two output values are conveyed to a multiplexer unit, which selects one of the output values as a preliminary subtraction result. Selection of the first or second output value in the close data path effectuates the round-to-nearest operation for the output of the adder. The execution unit may also be configured to perform floating point-to-integer and integer-to-floating point conversions.
REFERENCES:
patent: 5136536 (1992-08-01), Ng
patent: 5197023 (1993-03-01), Nakayama
patent: 5369607 (1994-11-01), Okamoto
patent: 5373461 (1994-12-01), Bearden et al.
patent: 5390134 (1995-02-01), Heikes et al.
patent: 5408426 (1995-04-01), Takewa et al.
patent: 5568412 (1996-10-01), Han et al.
patent: 5671171 (1997-09-01), Yu et al.
patent: 5684729 (1997-11-01), Yamada et al.
patent: 5764556 (1998-06-01), Stiles
patent: 5790445 (1998-08-01), Eisen et al.
patent: 5808926 (1998-09-01), Gorshtein et al.
patent: 5954790 (1999-09-01), Wong
M.P. Farmwald, "On the design of high performance digital arithmetic units," PhD thesis, Stanford University, Aug. 1981.
N.T. Quach and M.J. Flynn, "An improved algorithm for high-speed floating-point addition," Technical Report CSL-TR-90-442, Computer Systems Laboratory, Stanford University, Aug. 1990.
N.T. Quach and M.J. Flynn, "Design and implementation of the SNAP floating-point adder," Technical Report CSL-TR-91-501, Computer Systems Laboratory, Stanford University, Dec. 1991.
L. Kohn and S. W. Fu, "A 1,000,000 transistor microprocessor," in Digest of Technical Papers, IEEE International Solid-State Circuits Conference, 1989, pp. 54-55.
Advanced Micro Devices , Inc.
Kivlin B. Noel
Mai Tan V.
LandOfFree
Efficient method for performing close path subtraction in a floa does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Efficient method for performing close path subtraction in a floa, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient method for performing close path subtraction in a floa will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1495481