Efficient local-bus ROM memory for microprocessor systems

Details Efficient local-bus ROM memory for microprocessor systems Efficient local-bus ROM memory for microprocessor systems

1993-10-05

1995-12-19

Nelms, David C.

Static information storage and retrieval

Addressing

Using selective matrix

365103, 36523003, G11C 802

Patent

active

054775035

ABSTRACT:
An efficient technique for providing ROM memory on a microprocessor local bus is described whereby a ROM and all necessary address decoding and control circuitry is incorporated in a single integrated circuit. By doing this, only one chip is required to add ROM to a microprocessor local bus, saving considerable space and power over discrete implementations. The ROM is implemented in a wide memory format, matching the bus width of the microprocessor to which it is connected. This permits full-speed access to the local bus ROM, and eliminates any need for such techniques as ROM "shadowing".

Affiliated with

Also associated with

Rating

Efficient local-bus ROM memory for microprocessor systems does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Efficient local-bus ROM memory for microprocessor systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient local-bus ROM memory for microprocessor systems will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-997077