Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2005-02-08
2005-02-08
Mai, Tan V. (Department: 2124)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
C708S316000, C708S319000
Reexamination Certificate
active
06854002
ABSTRACT:
A data processing circuit includes a digital data source having an output carrying a sequence of digital signals. A pre-filter is coupled to the output of the digital data source. The pre-filter has a first output that carries a second sequence of digital signals and a second output that carries a third sequence of digital signals. The second sequence of digital signals is time shifted relative to the third sequence of digital signals. The circuit also includes an interpolation circuit with a first input coupled to the first output of the pre-filter and a second input coupled to the second output of the pre-filter.
REFERENCES:
patent: 4726067 (1988-02-01), Alonso
patent: 4847701 (1989-07-01), Suesada
patent: 4866647 (1989-09-01), Farrow
patent: 5050119 (1991-09-01), Lish
patent: 5204827 (1993-04-01), Fujita et al.
patent: 5696639 (1997-12-01), Spurbeck et al.
patent: 5726818 (1998-03-01), Reed et al.
patent: 5760984 (1998-06-01), Spurbeck et al.
patent: 5796535 (1998-08-01), Tuttle et al.
patent: 5812336 (1998-09-01), Spurbeck et al.
patent: 5892632 (1999-04-01), Behrens et al.
patent: 6032171 (2000-02-01), Kiriaki et al.
patent: 6035320 (2000-03-01), Kiriaki et al.
patent: 6275836 (2001-08-01), Lu
patent: 6529926 (2003-03-01), Capofreddi
Oppenheim, A.V., et al., Signals and Systems, Prentice-Hall Signal Processing Series, pp. 515-519, 1983.
Gardner, F.M., Interpolation in Digital Modems—Part I: Fundamentals,IEEE Transactions on Communications, 41(3), Mar. 1993.
Gardner, F.M., Interpolation in Digital Modems—Part II: Implementation and Performance,IEEE Transactions on Communications, 41(6), Jun. 1993.
Byrne Jason
Conway Thomas
Jorgenson Lisa K.
Mai Tan V.
Slater Steven H.
STMicroelectronics NV
LandOfFree
Efficient interpolator for high speed timing recovery does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Efficient interpolator for high speed timing recovery, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient interpolator for high speed timing recovery will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3487841