Electrical computers and digital processing systems: processing – Processing architecture – Distributed processing system
Patent
1998-03-26
1999-09-07
Teska, Kevin J.
Electrical computers and digital processing systems: processing
Processing architecture
Distributed processing system
712 37, 326 38, G05B 19045
Patent
active
059499877
ABSTRACT:
An in-system programming/erasing/verifying structure for non-volatile programmable logic devices includes a data input pin, a data output pin, an instruction register, a plurality of data registers including an ISP register, wherein said instruction register and said plurality of data registers are coupled in parallel between said data input pin and said data output pin, and a controller for synchronizing said instruction register and said plurality of data registers. The ISP register includes: an address field, a data field, and a status field. An ISP instruction need only be entered once to program/erase the entire device. Specifically, the address/data packets can be shifted back to back into the ISP register without inserting multiple instructions between each packet at the data input pin, thereby dramatically decreasing the time required to program/erase the entire device in comparison to known ISP methods. Furthermore, the invention provides an efficient method for providing the status (i.e. result), of the ISP operations to either the end-user or the supporting software.
REFERENCES:
patent: 4761768 (1988-08-01), Turner et al.
patent: 4855954 (1989-08-01), Turner et al.
patent: 4879688 (1989-11-01), Turner et al.
patent: 5237218 (1993-08-01), Josephson et al.
patent: 5329179 (1994-07-01), Tang et al.
patent: 5336951 (1994-08-01), Josephson et al.
patent: 5412260 (1995-05-01), Tsui et al.
patent: 5566344 (1996-10-01), Hall et al.
patent: 5581779 (1996-12-01), Hall et al.
patent: 5635855 (1997-06-01), Tang
patent: 5734868 (1998-03-01), Curd et al.
Reference Book "IEEE Standard Test Access Port and Boundary-Scan Architecture", IEEE Std 1149.1, Oct. 21, 1993, Published by the Institute of Electrical and Electronics Engineers, Inc. 345 East 47th Street, NY, NY 10017, pp. 3-1 through 5-16 and 7-1 through 7-28.
Curd Derek R.
Lee Napoleon W.
Rao Kameswara K.
Frejd Russell W.
Harms Jeanette S.
Teska Kevin J.
Xilinx , Inc.
LandOfFree
Efficient in-system programming structure and method for non-vol does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Efficient in-system programming structure and method for non-vol, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient in-system programming structure and method for non-vol will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1813477