Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2004-03-18
2009-11-03
Bullock, Jr., Lewis A (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
C708S006000
Reexamination Certificate
active
07613760
ABSTRACT:
Efficiently implemented multi-channel integrators and multi-channel differentiators utilize a delay section in a single integrator or differentiator in lieu of parallel integrator or differentiator lines to handle multi-channel data flow and processing. The delay section functions like a shift register, greatly reducing the space and/or resources required for implementing the integrator or differentiator. Such integrators and differentiators can be used in multi-channel decimators, interpolators and numerically controlled oscillators in place of multiple instances of single channel integrators that have had to be used in earlier systems. These structures and devices can be implemented in programmable devices such as PLDs and similar devices, in which the delay section can be implemented in embedded memory in the device. Multi-stage decimators and interpolators can use multiple instances of an integrator and/or differentiator in series.
REFERENCES:
patent: 4686655 (1987-08-01), Hyatt
patent: 4999798 (1991-03-01), McCaslin et al.
patent: 5117349 (1992-05-01), Tirfing et al.
patent: 5546477 (1996-08-01), Knowles et al.
patent: 6401230 (2002-06-01), Ahanessians et al.
patent: 6570842 (2003-05-01), Landolsi
patent: 6600788 (2003-07-01), Dick et al.
patent: 6829629 (2004-12-01), Magesacher et al.
patent: 6970511 (2005-11-01), Barnette
patent: 7110927 (2006-09-01), San et al.
San et al., “Finite Impulse Response (Fir) Filter Compiler,” U.S. Appl. No. 09/773,853, filed Jan. 31, 2001.
D'souza et al., “Dynamically Re-Configurable Signal Decimation System Using A Finite Impulse Response (Fir) Filter,” U.S. Appl. No. 10/396,194, filed Mar. 24, 2003.
Shung et al., “An integrated CAD system for Algorithm-Specific IC Design”, IEEE Transactions on Computer-Aided Design, vol. 10, No. 4, Apr. 1991.
Saramaki et al., “Digital Filtering in FPGAs”, 1994 Conference Record of the Twenty-eigth Asilomar Conference on Signals, Systems, and Computers, vol. 2, pp. 1373-1377, 1994.
Jain et al., “FIRGEN: A computer-aided design System for High Performance FIR Filter Integrated Circuits”, IEEE Transactions on Signal Processing, vol. 39, No. 7, Jul. 1991.
San et al., “Finite Impulse Response (Fir) Filter Compiler,” U.S. Appl. No. 09/773,853, filed Jan. 31, 2001, Office Action Mailed Jul. 15, 2004.
San et al., “Finite Impulse Response (Fir) Filter Compiler,” U.S. Appl. No. 09/773,853, filed Jan. 31, 2001, Final Office Action Mailed Dec. 17, 2004.
USPTO Office Action mailed Jul. 12, 2005 in related U.S. Appl. No. 09/773,853 (17 Pages).
USPTO Office Action mailed Jan. 4, 2006 in related U.S. Appl. No. 09/773,853 (12 Pages).
USPTO Notice of Allowance and Fee(s) Due mailed May 18, 2006 in related U.S. Appl. No. 09/773,853 (10 Pages).
“The Altera Advantage News and Views” May 1997. pp. 1-31.
“Altera News & Views” First Quarter Feb. 2000 p. 1-44.
Baicher et al., “Learning About Digital Signal Processing Using Spreadsheets and Simulation Software” 1996 pp. 41-48.
Bishop, R-H., “Modern Control Systems Analysis and Design Using MATLAB & SIMULINK” 1997. pp. 95-101, 192-207, 211-214.
Eminoglu et al., “A CAD environment for digital filters using a VerilogHDL based functional bit-serial compiler” 1998. 10thInternational Conference Monastir Tunisia (abstract). pp. 1-2.
“FIR Compiler MegaCore” version 2.6.0. 1995-2003 p. 1-5.
“FIR Compiler MegaCore Function” Solution Brief 41, Jun. 1999, ver. 1 pp. 1-4.
Hussein et al., “Design and Verification Techniques Used in a Graduate Level VHDL Course”, IEEE Frontiers in Education Conference Nov. 10-13, 1999 p. 28-31.
Mathworks Inc., “Student Edition of MATLAB” 1997, pp. 38,39,256,257,335-345.
Mintzer, Les, “Digital Filtering in FPGA's”, 1994 Conference Record of the Twenty-Eighth Asilomar Conference on Signals, Systems and Computers. vol. 2, pp. 1373-1377.
Esposito Benjamin J.
Moore David J.
Altera Corporation
Bullock, Jr. Lewis A
Weaver Austin Villeneuve & Sampson LLP
Yaary Michael
LandOfFree
Efficient implementation of multi-channel integrators and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Efficient implementation of multi-channel integrators and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient implementation of multi-channel integrators and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4085671