Efficient implementation of a bypassable flip-flop with a...

Details Efficient implementation of a bypassable flip-flop with a... Efficient implementation of a bypassable flip-flop with a...

2006-10-31

2006-10-31

Tra, Quan (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Particular stable state circuit

C327S203000

Reexamination Certificate

active

07129762

ABSTRACT:
A flip-flop circuit includes a flip-flop, a first pass gate, a second pass gate, and a third pass gate. The first pass gate has an input to receive an input signal, an output coupled to the flip-flop's data input, and a control terminal to receive a first control signal. The second pass gate has an input coupled to the flip-flop's data input, an output coupled to the circuit's output, and a control terminal to receive a second control signal. The third pass gate has an input coupled to the flip-flop's data output, an output coupled to the circuit's output, and a control terminal to receive a third control signal. The first, second, and third control signals may be generated in response to various logical combinations of a bypass signal and a clock enable signal.

REFERENCES:
patent: 5656962 (1997-08-01), Banik
patent: 6803799 (2004-10-01), Churchill et al.
patent: 6864733 (2005-03-01), Anshumali et al.

Affiliated with

Also associated with

Rating

Efficient implementation of a bypassable flip-flop with a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Efficient implementation of a bypassable flip-flop with a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient implementation of a bypassable flip-flop with a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3701123