Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Patent
1997-04-25
1999-09-28
Malzahn, David H.
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
G06F 501
Patent
active
059579978
ABSTRACT:
A floating point result in a processor is efficiently normalized by predicting the mantissa shift required to normalize the result to an error of one bit position in one direction, resulting in minimum and maximum predicted shifts. Concurrently with an addition of operands to generate a result mantissa, an inversion of the minimum predicted shift is added to the operand exponent to generate an intermediate exponent corresponding to a maximum predicted shift. When the operand addition is complete, the result mantissa is partially shifted in response to the minimum predicted shift. The location of the leading one is then ascertained and compared to the remaining minimum predicted shift. If the minimum predicted shift is the actual shift required to normalize the result, the result mantissa is further shifted by the remaining minimum predicted shift and an exponent carry-in is asserted. On the other hand, if the maximum predicted shift is the actual shift required, the result mantissa is further shifted by the remaining minimum shift and by an additional bit position and the exponent carry-in is not asserted.
REFERENCES:
patent: 5058048 (1991-10-01), Gupta et al.
patent: 5204825 (1993-04-01), Ng
patent: 5267186 (1993-11-01), Gupta et al.
patent: 5317527 (1994-05-01), Britton et al.
patent: 5373461 (1994-12-01), Bearden et al.
patent: 5392228 (1995-02-01), Burgess et al.
patent: 5633819 (1997-05-01), Brashears et al.
patent: 5684729 (1997-11-01), Yamada et al.
patent: 5732007 (1998-03-01), Grushin et al.
patent: 5790444 (1998-08-01), Olson et al.
Olson Christopher H.
Schmookler Martin S.
Dillion Andrew J.
England Anthony V.S.
International Business Machines - Corporation
Malzahn David H.
Venglarik Daniels E.
LandOfFree
Efficient floating point normalization mechanism does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Efficient floating point normalization mechanism, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient floating point normalization mechanism will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-697467