Pulse or digital communications – Equalizers
Reexamination Certificate
2007-07-24
2007-07-24
Deppe, Betsy L. (Department: 2611)
Pulse or digital communications
Equalizers
C708S319000
Reexamination Certificate
active
09860743
ABSTRACT:
A method for reducing a propagation delay of a digital filter. The digital filter has an input path and an output path and includes a set of delay elements and a number of taps. The taps couples the input path to the output path. Each of the taps includes a coefficient, a multiplier and an adder. Each of the delay elements is disposed between two adjacent taps. The delay elements are placed in both the input path and the output path of the digital filter, such that the digital filter has fewer delay elements in the input path than a direct-form digital filter having the same number of taps in a direct-form structure and has fewer delay elements in the output path than a transposed-form digital filter having the same number of taps in a transposed-form structure, and such that the digital filter has same transfer function as the direct-form digital filter and the transposed-form digital filter.
REFERENCES:
patent: 4805215 (1989-02-01), Miller
patent: 4947362 (1990-08-01), Bui
patent: 5031133 (1991-07-01), Sasaki
patent: 5479363 (1995-12-01), Willson, Jr. et al.
patent: 5983254 (1999-11-01), Azadet
patent: 6031908 (2000-02-01), Laberteaux et al.
patent: 6131105 (2000-10-01), Pajarre et al.
patent: 6289047 (2001-09-01), Agazzi et al.
patent: WO 98/43369 (1998-01-01), None
Duncan et al.: “Strategies for design automation of high speed digital filters” Journal of VLSI Signal Processing, vol. 9, No. 1/2, Sep. 1995 pp. 105-118, XP000525889, Dordrecht, NL.
Caraiscos, Pekmestzi: “Low-latency bit-parallel systolic VLSI implementation of FIR digital filters” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 43, No. 7, Jul. 1996, pp. 529-534, XP000630793 New York, US, ISSN: 1057-7130.
Pekmestzi, Caraiscos: “Implementation of systolic multipliers and digital filters via signal flow-graph transformations” The Mediterranean Electrotechnical Conference, Apr. 12-14, 1994, pp. 105-108, XP000506110, New York, US ISBN: 0-7803-1773-4.
IEEE Std 802.3ab-1999 (Supplement to IEEE Std 802.3, 1998 Edition), entitled Supplement to Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method and Physical Layer Specifications—Physical Layer Parameters and Specifications for 1000 Mb/s Operation Over 4-Pair of Category 5 Balanced Copper Cabling, Type 1000BASE-T.
Mehdi Hatamian et al., Design Considerations for Gigabit Ethernet 100Base-T Twisted Pair Transceivers, IEEE 1998 Custom Integrated Circuits Conference, 15.1.1-15.1.8.
Broadcom Corporation
Deppe Betsy L.
McAndrews Held & Malloy Ltd.
LandOfFree
Efficient FIR filter for high-speed communication does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Efficient FIR filter for high-speed communication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient FIR filter for high-speed communication will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3798973