Efficient fault tolerant switching circuit for redundant d. c. p

Details Efficient fault tolerant switching circuit for redundant d. c. p Efficient fault tolerant switching circuit for redundant d. c. p

1995-11-16

1997-01-28

Shoop, Jr., William M.

Electrical transmission or interconnection systems

Plural supply circuits or sources

307 64, 307 48, 307 66, 307 69, 307 70, 307 80, 307 85, 307 86, 307 51, H02J 104

Patent

active

055980414

ABSTRACT:
Two power sources are connected to a load by a pair of MOSFET control switches, each connected respectively in series between one of the sources and the load, with their integral diodes forwardly biased between the power source and load. An isolating MOSFET switch is connected in series between the pair of MOSFET control switches and the load with its integral diode back biased between the power sources and the load. Two control lines control the on-off state of all three MOSFET switches so that the isolating MOSFET switch is on when either control switch is on and is off when both control switches are off.

REFERENCES:
patent: 4651020 (1987-03-01), Kenny et al.
patent: 4788450 (1988-11-01), Wagner
patent: 4812672 (1989-03-01), Cowan et al.
patent: 5070253 (1991-12-01), Wagner
patent: 5315533 (1994-05-01), Stich et al.
patent: 5315549 (1994-05-01), Scherpenberg

Affiliated with

Also associated with

Rating

Efficient fault tolerant switching circuit for redundant d. c. p does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Efficient fault tolerant switching circuit for redundant d. c. p, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient fault tolerant switching circuit for redundant d. c. p will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-943100