Efficient decimation filtering

Details Efficient decimation filtering Efficient decimation filtering

1998-03-27

2000-03-21

Malzahn, David H.

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

G06F 1710

Patent

active

060413395

ABSTRACT:
A decimation filtering circuit for performing a decimation operation with a decimation factor of M in a pipelined structure. A finite impulse response ("FIR") filtering of N taps for achieving a desired frequency response is designed to have an integral ratio of N/M. A total of N/M processing stages is connected in series to accumulate filtered data based on data samples of an input signal and predetermined FIR coefficients. Each of the N/M processing stages produces an accumulated output in every other M accumulations for M input data samples.

REFERENCES:
patent: 4775851 (1988-10-01), Borth
patent: 5027306 (1991-06-01), Dattorro et al.
patent: 5051981 (1991-09-01), Kline
patent: 5181033 (1993-01-01), Yassa et al.
patent: 5191334 (1993-03-01), Yasuda
patent: 5301134 (1994-04-01), Maruyama
patent: 5317529 (1994-05-01), Teraoka et al.
patent: 5329553 (1994-07-01), Abbiate et al.
patent: 5410498 (1995-04-01), Staver
patent: 5461641 (1995-10-01), Abbiate et al.
patent: 5506798 (1996-04-01), Shimada et al.
patent: 5512895 (1996-04-01), Madden et al.
patent: 5590065 (1996-12-01), Lin
patent: 5636153 (1997-06-01), Ikegaya et al.
patent: 5751615 (1998-05-01), Brown

Affiliated with

Also associated with

Rating

Efficient decimation filtering does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Efficient decimation filtering, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient decimation filtering will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-738380