Efficient combined array for 2n bit n bit multiplications

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

36476001, G06F 752

Patent

active

058809856

ABSTRACT:
In order to multiply operands of different binary lengths using a common combined array, for example to do both 8 bit by 8 bit and 16 bit by 16 bit multiplications, 2.sup.m-1 multiplications are performed, where m is equal to the number of different bit lengths it is desired to multiply. For example, where 8.times.8 bit and 16.times.16 bit multiplications are done, 2 different multiplications are done. Each multiplication is an n.times.n/2.sup.m-1 multiplication, e.g., a 16.times.8 bit multiplication. Sign correction is performed by adding a correction vector or by modifying one of the partial products. The results of the multiplications are added together to obtain a 2 n bit result. Groups of bits from said 2 n result are selected depending on the length of the operands being multiplied.

REFERENCES:
patent: 4817029 (1989-03-01), Finegold
patent: 4825401 (1989-04-01), Ikumi
patent: 5446651 (1995-08-01), Moyse et al.
patent: 5521856 (1996-05-01), Shiraishi

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Efficient combined array for 2n bit n bit multiplications does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Efficient combined array for 2n bit n bit multiplications, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient combined array for 2n bit n bit multiplications will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1327885

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.