Boots – shoes – and leggings
Patent
1992-03-02
1995-02-07
Kriess, Kevin A.
Boots, shoes, and leggings
395650, 364DIG1, 3642833, 3642817, G06F 1310
Patent
active
053882199
ABSTRACT:
An I/O system including a processor, a multitasking operating system and DMA hardware efficiently controls a transfer of data between a main memory and memories of different types of devices by minimizing context switches between tasks and wait times of the tasks. A plurality of validation routines are used to validate a plurality of commands when the validation routines are called. Each of the commands corresponds to a specific type of I/O operation and a specific one of the device memories to participate in the I/O operation with the main memory. Each of the validation routines is device type specific and command type specific. A general routine responds to each of the commands by identifying and calling the validation routine which corresponds to the type of I/O operation and type of device which are specified in the command. The general routine initiates I/O hardware after the validation routine validates the command. After the I/O hardware completes the I/O operation, it signals a command completion routine which is command specific and device type specific. In response, the command completion routine signals to the general routine a state of the I/O operation. Each of the validation routines executes on the same task as the general routine to minimize context switches, and each of the command completion routines executes on a different task than the general routine to minimize wait time for the command completion routine.
REFERENCES:
patent: H696 (1989-10-01), Davidson
patent: 4453209 (1984-06-01), Meltzer
patent: 4587628 (1986-05-01), Archer et al.
patent: 4868734 (1989-09-01), Idleman et al.
patent: 5014194 (1991-05-01), Itoh
patent: 5060142 (1991-10-01), Menon et al.
patent: 5063494 (1991-11-01), Davidowski et al.
patent: 5170471 (1992-12-01), Bonevento et al.
Computer Architecture News, vol. 19, No. 2, Apr. 1991, "The Interaction of Architecture and Operating System Design", pp. 108-120, Anderson et al.
IBM Technical Disclosure Bulletin, vol. 31, No. 4, Sep. 1988, "Implementing Code to Run in Paged Memory Space", pp. 110-111.
Computer Journal, vol. 28, No. 4, Aug. 1985, London, Great Britian, "On Efficient Context Switching", pp.375-378, A. Ramsay.
IBM TDB, vol. 32, No. 3A, Aug. 1989, Lambeth et al., "System/370 I/O Channel Program Channel Command Word Prefetch".
Chan Shek-Wayne
Dosch David L.
Dutke Karlheinz
Longcore Wayne R.
Chaki Kakali
International Business Machines - Corporation
Kriess Kevin A.
Samodovitz Arthur J.
LandOfFree
Efficient channel and control unit for host computer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Efficient channel and control unit for host computer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient channel and control unit for host computer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1116773