Efficient branch trace messaging with hardware debug features

Details Efficient branch trace messaging with hardware debug features Efficient branch trace messaging with hardware debug features

2011-01-04

2011-01-04

Wang, Philip (Department: 2191)

Data processing: software development, installation, and managem

Software program development tool

Testing or debugging

Reexamination Certificate

active

07865879

ABSTRACT:
Compression of branch trace messaging information differs for a mode employed for software debug or optimization, in which the information is tightly packed, than for a mode employed for hardware debug, in which executed instruction addresses are more frequently included to better support detection of incorrect branch jumps. In addition, compression of branch trace messaging information may be selectively adapted in at least one of the two modes to provide executed instruction addresses at greater frequency, up to an address for each instruction executed within a particular code segment.

REFERENCES:
patent: 6145122 (2000-11-01), Miller et al.
patent: 6247146 (2001-06-01), Wheatley et al.
patent: 6430675 (2002-08-01), Hsu et al.
patent: 6918065 (2005-07-01), Edwards et al.
patent: 7051239 (2006-05-01), Litt
patent: 7308681 (2007-12-01), Ekanadham et al.
patent: 2001/0054175 (2001-12-01), Watanabe
patent: 2002/0178405 (2002-11-01), McCullough et al.
patent: 2003/0233601 (2003-12-01), Vaid et al.

Affiliated with

Also associated with

Rating

Efficient branch trace messaging with hardware debug features does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Efficient branch trace messaging with hardware debug features, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient branch trace messaging with hardware debug features will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2637514