Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2005-01-25
2005-01-25
Phan, Thai (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S022000
Reexamination Certificate
active
06847927
ABSTRACT:
A method and system are described in a logic simulator machine for efficiently creating a trace of an array which includes a plurality of storage locations. The logic simulator machine executes a test routine. Prior to executing the test routine, an initial copy of all data included within each of the storage locations of the array is stored as a first trace of the array. During execution of a first cycle the test routine, all of the write control inputs into the array are read to identify ones of the storage locations which were modified during the execution of the first cycle. A new trace of the array is generated which includes a copy of all of the data of the first trace. In addition, only those ones of the storage locations in the first trace which were modified during the first cycle are updated. A trace is thus generated by updating only those ones of the storage locations which were modified during execution of a cycle of the test routine.
REFERENCES:
patent: 4817037 (1989-03-01), Hoffman et al.
patent: 4914612 (1990-04-01), Beece et al.
patent: 5001624 (1991-03-01), Hoffman et al.
patent: 5327361 (1994-07-01), Long et al.
patent: 5442640 (1995-08-01), Bardell et al.
patent: 5548785 (1996-08-01), Fogg et al.
patent: 5649164 (1997-07-01), Childs et al.
patent: 5712806 (1998-01-01), Hennenhoefer et al.
patent: 5802303 (1998-09-01), Yamaguchi
patent: 5999725 (1999-12-01), Barbier et al.
patent: 6321184 (2001-11-01), Baumgartner et al.
Hoffman Harrell
Westermann, Jr. John Henry
Bailey Wayne P.
Carwell Robert M.
Phan Thai
Yee Duke W.
LandOfFree
Efficient array tracing in a logic simulator machine does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Efficient array tracing in a logic simulator machine, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient array tracing in a logic simulator machine will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3398508