Static information storage and retrieval – Addressing – Multiplexing
Patent
1995-09-13
1997-08-12
Nelms, David C.
Static information storage and retrieval
Addressing
Multiplexing
36518902, 365240, G11C 800
Patent
active
056572883
ABSTRACT:
A computer memory device has a predetermined number of individually addressable storage cells and an internal addressing mechanism for storing a full address that determines which of the predetermined number of individually addressable storage cells will be accessed during a next memory access operation. The internal addressing mechanism includes a number of address segment registers whose concatenated outputs represent the full address. The width of each of the address segment registers is equal to the size of the address bus that couples the memory device to a processor. Mode control signals, sent by the processor, instruct the memory device to load a particular one of the address segment registers, thereby eliminating the need to include a number of address pins equal to the number of bits in the full address. The mode control signals may also be encoded to instruct the memory device to increment the full address for use during a next memory operation, or to use one or more previously read data bytes to either replace or modify existing values stored in the address segment registers, thereby reducing the number of address bits which must be communicated from the processor to the memory device. Additional pin and energy savings may be achieved by multiplexing the data and address lines. The mode control signals may be encoded to indicate how the multiplexed interface is being used during any particular memory cycle. A compatible processor includes logic for generating the various mode control signals during memory operations.
REFERENCES:
patent: 4067059 (1978-01-01), Derchiak
patent: 4112490 (1978-09-01), Pohlman et al.
patent: 4206503 (1980-06-01), Woods et al.
patent: 4403284 (1983-09-01), Sacarisen et al.
patent: 4479178 (1984-10-01), Schabowski
patent: 4884197 (1989-11-01), Sachs et al.
patent: 4901227 (1990-02-01), Nomura et al.
patent: 4933910 (1990-06-01), Olson
patent: 4949242 (1990-08-01), Takeuchi et al.
patent: 4964037 (1990-10-01), Woods et al.
patent: 5032983 (1991-07-01), Fu et al.
patent: 5151983 (1992-09-01), Nishiguchi
patent: 5212780 (1993-05-01), Padgaonkar et al.
The publication A.R. Pleszkun et al., "An Address Prediction Mechanism for Reducing Processor-Memory Address Bandwidth," IEEE Computer Society Workshop on Computer Architecture for Pattern Analysis and Image Database Management pp. 141-148, Nov. 11, 1981, Hot Springs, VA.
Ericsson Inc.
Mai Son
Nelms David C.
LandOfFree
Efficient addressing of large memories does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Efficient addressing of large memories, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient addressing of large memories will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-165996