Static information storage and retrieval – Floating gate – Particular biasing
Patent
1992-01-14
1994-05-17
LaRoche, Eugene R.
Static information storage and retrieval
Floating gate
Particular biasing
365182, 365184, 365218, H01L 2968, H01L 2978
Patent
active
053134214
ABSTRACT:
Novel memory cells utilize source-side injection, allowing very small programming currents. If desired, to-be-programmed cells are programmed simultaneously while not requiring an unacceptably large programming current for any given programming operation. In one embodiment, memory arrays are organized in sectors with each sector being formed of a single column or a group of columns having their control gates connected in common. In one embodiment, a high speed shift register is used in place of a row decoder to serially shift in data for the word lines, with all data for each word line of a sector being contained in the shift register on completion of its serial loading. In one embodiment, speed is improved by utilizing a parallel loaded buffer register which receives parallel data from the high speed shift register and holds that data during the write operation, allowing the shift register to receive serial loaded data during the write operation for use in a subsequent write operation. In one embodiment, a verification is performed in parallel on all to-be-programmed cells in a column and the bit line current monitored. If all of the to-be-programmed cells have been properly programmed, the bit line current will be substantially zero. If bit line current is detected, another write operation is performed on all cells of the sector, and another verify operation is performed. This write/verify procedure is repeated until verification is successful, as detected or substantially zero, bit line current.
REFERENCES:
patent: 4151020 (1979-04-01), McElroy
patent: 4151021 (1979-04-01), McElroy
patent: 4184207 (1980-01-01), McElroy
patent: 4271421 (1981-06-01), McElroy
patent: 4302766 (1981-11-01), Guterman et al.
patent: 4331968 (1982-05-01), Gosney, Jr. et al.
patent: 4456971 (1984-06-01), Fukuda et al.
patent: 4462090 (1984-07-01), Iizuka
patent: 4561004 (1985-12-01), Kuo et al.
patent: 4622656 (1986-11-01), Kamiya et al.
patent: 4652897 (1987-03-01), Okuyama et al.
patent: 4794565 (1988-12-01), Wu et al.
patent: 4803529 (1989-02-01), Masuoka
patent: 4821236 (1989-04-01), Hayashi et al.
patent: 5029130 (1991-07-01), Yeh
patent: 5045488 (1991-09-01), Yeh
patent: 5057886 (1991-10-01), Riemenschneider et al.
patent: 5067108 (1991-11-01), Jenq
"A New Flash-Erase EEPROM Cell with a Sidewall Select-Gate on its Source Side", K. Naruke et al., IEDM 89-603, 1989 IEEE, pp. 603-606.
"EPROM Cell with High Gate Injection Efficiency", M. Kamiya et al., IEDM 82-741, 1982 IEEE, pp. 741-744.
"A 5-Volt-Only Fast-Programmable Flash EEPROM Cell with a Double Polysilicon Split-Gate Structure", J. Van Houdt et al., Interuniversity Microelectronics Center (IMEC).
Fong Yupin K.
Guterman Daniel C.
Harrai Eliyahou
Samachisa Gheorghe
Caserza Steven F.
LaRoche Eugene R.
Nguyen Viet Q.
SunDisk Corporation
LandOfFree
EEPROM with split gate source side injection does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with EEPROM with split gate source side injection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and EEPROM with split gate source side injection will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-882558