Static information storage and retrieval – Floating gate – Particular biasing
Patent
1996-04-26
1998-12-08
Nguyen, Viet Q.
Static information storage and retrieval
Floating gate
Particular biasing
36518526, 36518501, H01L 218247
Patent
active
058479961
ABSTRACT:
Novel memory cells utilize source-side injection, allowing very small programming currents. If desired, to-be-programmed cells are programmed simultaneously while not requiring an unacceptably large programming current for any given programming operation. In one embodiment, memory arrays are organized in sectors with each sector being formed of a single column or a group of columns having their control gates connected in common. In one embodiment, a high speed shift register is used in place of a row decoder to serially shift in data for the word lines, with all data for each word line of a sector being contained in the shift register on completion of its serial loading. In one embodiment, speed is improved by utilizing a parallel loaded buffer register which receives parallel data from the high speed shift register and holds that data during the write operation, allowing the shift register to receive serial loaded data during the write operation for use in a subsequent write operation. In one embodiment, a verification is performed in parallel on all to-be-programmed cells in a column and the bit line current monitored. If all of the to-be-programmed cells have been properly programmed, the bit line current will be substantially zero. If bit line current is detected, another write operation is performed on all cells of the sector, and another verify operation is performed. This write/verify procedure is repeated until verification is successful, as detected or substantially zero, bit line current.
REFERENCES:
patent: Re32401 (1987-04-01), Beilstein, Jr. et al.
patent: 4151020 (1979-04-01), McElroy
patent: 4151021 (1979-04-01), McElroy
patent: 4184207 (1980-01-01), McElroy
patent: 4202044 (1980-05-01), Beilstein, Jr. et al.
patent: 4271421 (1981-06-01), McElroy
patent: 4302766 (1981-11-01), Guterman et al.
patent: 4331968 (1982-05-01), Gosney, Jr. et al.
patent: 4380057 (1983-04-01), Kotecha et al.
patent: 4456971 (1984-06-01), Fukuda et al.
patent: 4462090 (1984-07-01), Iizluka
patent: 4488265 (1984-12-01), Kotecha
patent: 4561004 (1985-12-01), Kuo et al.
patent: 4583201 (1986-04-01), Bertin et al.
patent: 4622656 (1986-11-01), Kamiya et al.
patent: 4652897 (1987-03-01), Okuyama et al.
patent: 4794565 (1988-12-01), Wu et al.
patent: 4803529 (1989-02-01), Masuoka
patent: 4805142 (1989-02-01), Bertin et al.
patent: 4811294 (1989-03-01), Kobayashi et al.
patent: 4821236 (1989-04-01), Hayashi et al.
patent: 4943962 (1990-07-01), Imamiya et al.
patent: 5028553 (1991-07-01), Esquivel et al.
patent: 5029130 (1991-07-01), Yeh
patent: 5045488 (1991-09-01), Yeh
patent: 5057886 (1991-10-01), Riemenschneider et al.
patent: 5067108 (1991-11-01), Jenq
patent: 5070032 (1991-12-01), Yuan et al.
patent: 5081054 (1992-01-01), Wu et al.
patent: 5081056 (1992-01-01), Mazzali et al.
patent: 5095344 (1992-03-01), Harari
patent: 5147816 (1992-09-01), Gill et al.
patent: 5172338 (1992-12-01), Mahrotra et al.
patent: 5204841 (1993-04-01), Chappel et al.
patent: 5225361 (1993-07-01), Kakiuchi et al.
patent: 5247485 (1993-09-01), Ide
patent: 5264384 (1993-11-01), Kaya et al.
patent: 5278439 (1994-01-01), Ma et al.
patent: 5280446 (1994-01-01), Ma et al.
patent: 5284784 (1994-02-01), Manley
patent: 5297148 (1994-03-01), Harari et al.
patent: 5313421 (1994-05-01), Guterman et al.
patent: 5323355 (1994-06-01), Kato
patent: 5355347 (1994-10-01), Cioaca
patent: 5378643 (1995-01-01), Ajika et al.
patent: 5396468 (1995-03-01), Harari et al.
patent: 5468663 (1995-11-01), Bertin et al.
patent: 5491657 (1996-02-01), Haddad et al.
C. Calligaro, et al., "A New Serial Sensing Approach for Multistorage Non-Volatile Memories", IEEE, 1995, pp. 21-26.
M. Chi, et al., "Multi-level Flash/EPROM Memories: New Self-convergent Programming Methods for Low-voltage Applications", IEEE, 1995, pp. 271-274.
"A Dual-Bit Split-Gate EEPROM (DSG) Cell in Contactless Array for Single Vcc High Denisty Flash Memories", Ma et al., 1994 IEEE, pp. IEDM 57-60.
"A 4-Mb NAND EEPROM with Tight Programmed V.sub.t Distribution", M. Momodomi et al., IEEE, vol. 26, No. 4, Apr. 1991, pp. 492-495.
"A 5-V-Only-Transistor 256K EEPROM with Page-Mode Erase", T. Nakayama et al., IEEE, vol. 24, No. 4, Aug. 1989, pp. 911-915.
"A Million-Cycle CMOS 256K EEPROM", D. Cioaca et al., IEEE, vol. SC-22, No. 5, Oct. 1987, pp. 684-692.
"An Experimental 4-Mb Flash EEPROM with Sector Erase", M. MCConnell et al., IEEE, vol. 26, No. 4, Apr. 1991, pp. 484-489.
"A 256-kbit Flash E.sup.2 PROM Using Triple-Polysilicon Technology", F. Masuoka et al., IEEE, vol. SC-22, No. 4, Aug. 1987, pp. 548-552.
"Multi-Bit Storage FET EAROM Cell", G.S. Alberts et al., vol. 24, No. 7A, Dec. 1981, pp. 3311-3314.
A New Flash-Erase EEPPROM Cell with a Sidewall Select-Gate on Its Source Side, K. Naruke et al., 1989 IEEE, CH 2637, pp. 603-606.
A 5-Volt-Only Fast-Programmable Flash EEPROM Cell with a Double Polysilicon Split-Gate Structure, J. Van Houdt et al., Feb. 1991, Interuniversity Microelectronics Center.
EPROM Cell with High Gate Injection Efficiency, M. Kamiya et al., 1982 IEEE, CH 1832, pp. IEDM 741-744.
Fong Yupin Kawing
Guterman Daniel C.
Harari Eliyahou
Samachisa Gheorghe
Caserza Steven F.
Nguyen Viet Q.
SanDisk Corporation
LandOfFree
Eeprom with split gate source side injection does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Eeprom with split gate source side injection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Eeprom with split gate source side injection will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-185162