Static information storage and retrieval – Floating gate – Particular connection
Patent
1994-09-15
1996-05-07
Nelms, David C.
Static information storage and retrieval
Floating gate
Particular connection
36518517, 36518513, 36518522, G11C 1700, G11C 1604
Patent
active
055153240
ABSTRACT:
A NAND-cell type EEPROM comprises a memory cell array in which electrically rewritable memory cells are arranged in a matrix and a plurality of data circuits (R/W circuits in a main bit-line control circuit) for storing data to control the state of the operation of writing data into memory cells in the memory cell array. A bit-line voltage is controlled according to the writing data in the data circuit after data loading. Since the voltage on a bit line with a current leak source changes, an erroneous write operation due to a defective bit line with a current leak can be prevented by setting in the data circuit the data indicating that the bit-line voltage has been sensed after data loading. This makes it possible to effect data loading in a short time after the write mode has turned on, and to provide an easy-to-use NAND-cell type EEPROM with a high relief efficiency of defective bit lines.
REFERENCES:
patent: 4279024 (1981-07-01), Schrenk
patent: 4939690 (1990-07-01), Momodomi et al.
patent: 4943962 (1990-07-01), Imamiya et al.
patent: 4959812 (1990-09-01), Momodomi et al.
patent: 4996669 (1991-02-01), Endoh et al.
patent: 5134583 (1992-07-01), Matsuo et al.
patent: 5148394 (1992-09-01), Iwahashi
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5297029 (1994-03-01), Nakai et al.
patent: 5299162 (1994-03-01), Kim
patent: 5357462 (1994-10-01), Tanaka et al.
patent: 5361227 (1994-11-01), Tanaka et al.
"A 90-ns One-Million Erase/Program Cycle 1-Mbit Flash Memory", Kynett et al., IEEE Journal of Solid-State Circuits, vol. 24, No. 5, Oct. 1989, pp. 1259-1263.
"An In-System Reprogrammable . . . ", Kynett et al., IEEE Journal of Solid-State Circuits, vol. 23, No. 5, Oct. 1988, pp. 1157-1163.
SEEQ Databook, 1988/89, SEEQ Technology, Inc., pp. 3-1-3-7.
"Advanced Micro Devices", Bipolar/Mos Memories Data Book, pp. 1-1-6-14 1986 Advanced Micro Devices, Inc.
"A 4-Mbit NAND-EEPROM With Tight Programmed Vt Distribution", Tanaka et al., 1990 Symposium on VLSI Circuits, pp. 105-106.
Kabushiki Kaisha Toshiba
Mai Son
Nelms David C.
LandOfFree
EEPROM having NAND type memory cell array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with EEPROM having NAND type memory cell array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and EEPROM having NAND type memory cell array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1232681