Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Passive components in ics
Patent
1995-12-12
1997-04-08
Carroll, J.
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Passive components in ics
257637, 437 21, 437922, 437947, H01L 2900
Patent
active
056190638
ABSTRACT:
The present invention is directed to an antifuse structure and fabrication process wherein the bottom oxide of the ONO antifuse material layer is grown over a small area of N- diffusion surrounded by an N+ diffusion area where the N- diffusion could be patterned as N- "islands" or as N- "stripes", or the like, with the active N- area controlled by the formation and drive-in of the N+ diffusion layer. In this way, the bottom oxide layer of the ONO antifuse material layer is thinner at its center (above the N- region) than at its edges because oxide grows slower on the less doped N- region at the center of the antifuse than at the more heavily doped N+ regions at the edges of the antifuse. Forcing the center of the antifuse material layer to be thinner causes the antifuse to preferentially break down at its center and away from its edges. The opening in the antifuse cell opening mask is wider than the width of the N- diffusion area so that both N- and N+ areas are exposed in the antifuse cell opening step. Since the N+ diffusion can be very accurately dimensionally controlled with known techniques, it is thus possible to reduce the dimension of the active N- diffusion down to 0.2 .mu.m or below, comparing favorably with the linear dimension of 1.0 .mu.m used in currently available state-of-the-art manufacturing processes for antifuses. This represents a factor of 25 reduction in the active antifuse area, which in turn can dramatically reduce the defect density of antifuses over current technology and/or dramatically increase the number of antifuses that may be disposed in a given area of silicon.
REFERENCES:
patent: 4748490 (1988-05-01), Hollingsworth
patent: 4823181 (1989-04-01), Mohsen et al.
patent: 4851364 (1989-07-01), Yatsuda et al.
patent: 4866001 (1989-09-01), Pickett et al.
patent: 4868138 (1989-09-01), Chan et al.
patent: 4899205 (1990-02-01), Hamdy et al.
patent: 4997790 (1991-04-01), Woo et al.
patent: 5057451 (1991-10-01), McCollum
patent: 5061646 (1991-10-01), Sivan et al.
patent: 5070384 (1991-12-01), McCollum et al.
patent: 5087958 (1992-02-01), Chen et al.
patent: 5110754 (1992-05-01), Lowrey et al.
patent: 5134457 (1992-07-01), Hamdy et al.
patent: 5163180 (1992-11-01), Eltoukhy et al.
patent: 5166556 (1992-11-01), Hsu et al.
patent: 5171715 (1992-12-01), Husher et al.
patent: 5196724 (1993-03-01), Gordon et al.
patent: 5208177 (1993-05-01), Lee
patent: 5223217 (1993-08-01), Dixit et al.
patent: 5266829 (1993-11-01), Hamdy et al.
patent: 5282158 (1994-01-01), Lee
patent: 5290734 (1994-04-01), Boardman et al.
K.E. Gordon et al. "Conducting Filament of the Programmed Metal Electrode Amorphous Silicon Antifuse", IEDM 93 (Dec. 1993) pp. 27-30.
Chen Wenn-Jei
Tseng Huang-Chung
Actel Corporation
Carroll J.
LandOfFree
Edgeless, self-aligned, differential oxidation enhanced and difu does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Edgeless, self-aligned, differential oxidation enhanced and difu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Edgeless, self-aligned, differential oxidation enhanced and difu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2399268