Edge-triggered latch circuit conforming to LSSD rules

Details Edge-triggered latch circuit conforming to LSSD rules Edge-triggered latch circuit conforming to LSSD rules

1982-12-01

1985-11-19

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307530, 307247R, 307445, H03K 3284, H03K 1756

Patent

active

045544662

ABSTRACT:
An improved latch capable of operation in an edge-triggered, data-handling mode and in an LSSD clocked mode. The latch generally comprises a polarity hold latch L1 connected to a polarity hold latch L2. The -C clock input of the latch is tied to the +B clock via an OR invert gate. Thus, during the loading of the L1 latch and data transferred to the L2 latch, the loading and transfer of false data is eliminated, while the latch otherwise conforms to LSSD rules and can be tested accordingly.

REFERENCES:
patent: 3761695 (1973-05-01), Eichelberger
patent: 4277699 (1981-07-01), Brown et al.
patent: 4313199 (1982-01-01), Aichelmann, Jr. et al.

Affiliated with

Also associated with

Rating

Edge-triggered latch circuit conforming to LSSD rules does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Edge-triggered latch circuit conforming to LSSD rules, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Edge-triggered latch circuit conforming to LSSD rules will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-85637