Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Particular stable state circuit
Patent
1996-07-29
1998-10-20
Wambach, Margaret Rose
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Particular stable state circuit
327208, 327218, H03K 337
Patent
active
058252240
ABSTRACT:
A dynamic flip-flop includes a first input latch coupled to receive a data input signal and a second input latch coupled to receive the complement of the data put signal. The first and second input latches have first and second shutoff circuits, respectively. During a precharge phase, the first and second input latches each provide an output signal of a first logic level. During an evaluation phase, the first and second input latches sample the data input signal and complemented data input signal, respectively. In response to the samples of true and the complement of the data input signal, one input latch's output signal will transition to a second logic level, while the other input latch's output signal will remain at the first logic level. A first output latch and a second output latch are coupled to receive the output signals of the first and second input latches, respectively. The first and second output latches are inverting. During the precharge phase, the flip-flop provides output signals of the second logic level from both of the output latches. During the evaluation phase, one output latch will continue to provide an output signal of the second logic level and the other output latch will provide an output signal that transitions from the second logic level to the first logic level.
REFERENCES:
patent: 4843264 (1989-06-01), Galbraith
patent: 5497115 (1996-03-01), Millar et al.
patent: 5633606 (1997-05-01), Gaudet et al.
patent: 5642061 (1997-06-01), Gorny
Gaddis, N.B. et al., "A 56-Entry Instruction Reorder Buffer", 1996 IEEE International Solid-State Circuits Conference, pp. 212-213, (1996), No Month.
Partovi, H. et al., "Flow-Through Latch and Edge-Triggered Flip-Flop Hybrid Elements", ISSCC Slide Supplement, p. 104, (1996), No Month.
Shoji, Masakazu, CMOS Digital Circuit Technology, Prentice Hall, NJ, pp. 216-217, (1988), No Month.
Amir Chaim
Heald Raymond A.
Klass Edgardo F.
Poole David W.
Lycke Lawrence E.
Sun Microsystems Inc.
Wambach Margaret Rose
LandOfFree
Edge-triggered dual-rail dynamic flip-flop with self-shut-off me does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Edge-triggered dual-rail dynamic flip-flop with self-shut-off me, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Edge-triggered dual-rail dynamic flip-flop with self-shut-off me will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-248550