Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1989-12-19
1991-03-26
Hudspeth, David
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
3072722, 307276, 307469, 307481, 371 223, H03K 19177
Patent
active
050032046
ABSTRACT:
A synchronous latch device macrocell which includes an input gate section and a scannable latch section. Both sections are directly connected together to provide a non-inverting path for input data signals thereby eliminating the need for internal inverting buffer circuits. The non-inverting output of the latch section connects to an output pin and provides a signal representation of the state of the latch device. The output pin is externally connected through a conductor wire to either one of a pair of complementary data input pins of the input gate section. The connection made is selected as a function of which data input pin connection provides the faster loading of the latch device as viewed from the source of the signal applied to the load control pin of the input gate section.
REFERENCES:
patent: 3582902 (1971-06-01), Hirtle et al.
patent: 4399377 (1983-08-01), Jones
patent: 4540903 (1985-09-01), Cooke et al.
patent: 4554466 (1985-11-01), Dillon
patent: 4554664 (1985-11-01), Schultz
patent: 4575674 (1986-03-01), Bass et al.
patent: 4581739 (1986-04-01), McMahon, Jr.
patent: 4649539 (1987-03-01), Crain et al.
patent: 4689654 (1987-08-01), Brockmann
patent: 4692633 (1987-09-01), Ngai et al.
patent: 4851717 (1989-07-01), Yale
patent: 4864161 (1989-09-01), Norman et al.
patent: 4870300 (1989-09-01), Nakaya et al.
patent: 4933576 (1990-06-01), Tamamura et al.
Stolte et al., "Design for Testability of the IBM System/38", Digest of Papers, 1979 Test Conf., pp. 29-36 (371/22.3).
Moser, Jr., "LSSD Scan Path Truncated to Minimum Length for Testing", IBM T.D.B., vol. 25, No. 12, May 1983, pp. 6547-6549 (371/22.3).
Gate Array Training Class, Classnotes LDSIII VM/CMS Version, LSI Logic Corporation, 5/86, pp. 1-32; 2-8; 2-14 & 2-26.
"Designer" Logic and Symbols with Logic Cell Arrays, by Steve L. Lanry, Xilinx, Inc., IEEE Micro, 2/87, pp. 51-59.
Cushing David E.
DeFalco John A.
Bull HN Information Systems Inc.
Driscoll Faith F.
Hudspeth David
Solakian John S.
LandOfFree
Edge triggered D-type flip-flop scan latch cell with recirculati does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Edge triggered D-type flip-flop scan latch cell with recirculati, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Edge triggered D-type flip-flop scan latch cell with recirculati will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-619332