Edge transition detection disable circuit to alter memory device

Details Edge transition detection disable circuit to alter memory device Edge transition detection disable circuit to alter memory device

1993-09-30

1995-05-23

Popek, Joseph A.

Static information storage and retrieval

Addressing

Sync/clocking

365194, 365195, G11C 800

Patent

active

054187567

ABSTRACT:
An edge transition detector for a static access memory integrated circuit provides programmable operating characteristics. The edge transition detector includes a delay line taking a state signal received on a signal line as an input and generating a delayed state signal. An exclusive-OR gate takes the state signal and the delayed state signal as inputs and generating a transition pulse signal. An edge transition detector enable line connected to the exclusive-OR gate forces the output level of the exclusive-OR gate to match a predetermined logic level in a power efficient manner. An output buffer taking the transition pulse signal as its input and generating an edge detection pulse signal may also be modified to fusing, mask programming, or bonding to eliminate the edge transition detection signal.

REFERENCES:
patent: 4833650 (1989-05-01), Hirayama et al.
patent: 4891793 (1990-01-01), Anami
patent: 4893282 (1990-01-01), Wada et al.
patent: 5214610 (1993-05-01), Houston

Affiliated with

Also associated with

Rating

Edge transition detection disable circuit to alter memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Edge transition detection disable circuit to alter memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Edge transition detection disable circuit to alter memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2145490