Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Particular stable state circuit
Reexamination Certificate
2005-08-02
2005-08-02
Nuton, My-Trang (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Particular stable state circuit
C327S212000
Reexamination Certificate
active
06924683
ABSTRACT:
Flip-flop devices provide fast clock-to-Q timing that exploits the pulsed nature of outputs generated by a clocked sense amplifier. These flip-flop devices include an output stage, which has a PMOS pull-up transistor and an NMOS pull-down transistor therein, and a clocked sense amplifier at an input stage. The clocked sense amplifier is configured to generate first and second data output signals (/SET and /RESET). These data output signals are provided to a signal edge acceleration stage. This signal edge acceleration stage is configured to generate the pull-up and pull-down control pulses in response to the first and second data output signals, respectively. This leading edge acceleration stage includes a pull-up buffer having an odd (even) number of inverters therein that are skewed to accelerate the leading edge of the pull-up control pulse relative to a trailing edge of the pull-up control pulse. The leading edge acceleration stage also includes a pull-down buffer having an even (odd) number of inverters therein that are skewed to accelerate the leading edge of the pull-down control pulse relative to a trailing edge of the pull-down control pulse. Accordingly, the pull-up buffer accelerates the clock-to-Q timing when driving Q high and the pull-down buffer accelerates the clock-to-Q timing when driving Q low.
REFERENCES:
patent: 4195239 (1980-03-01), Suzuki
patent: 5940331 (1999-08-01), Kagami
patent: 6021068 (2000-02-01), Miki et al.
patent: 6107853 (2000-08-01), Nikolic et al.
patent: 6268747 (2001-07-01), Barnes
patent: 6396309 (2002-05-01), Zhao et al.
patent: 6459317 (2002-10-01), Lu et al.
patent: 6552954 (2003-04-01), Fujisawa et al.
patent: 6563744 (2003-05-01), Kuroki
patent: 6573775 (2003-06-01), Pilling
patent: 6633188 (2003-10-01), Jia et al.
patent: 6819139 (2004-11-01), Kim
patent: 2002/0140480 (2002-10-01), Lu et al.
Nikolic et al., “ISSSCC / Session 16 / Paper TP 16.5, TP16.5 Sense Amplifier-Based Flip-Flop,” 1999 IEEE International Solid-State Circuits Conference, pp. 282-283 and 468.
Matsui et al., “A 200 MHz 13 MM22-D DCT Macrocell Using Sense-Amplifying Pipeline Flip-Flop Scheme,” IEEE Journal of Solid-State Circuits, vol. 29, No. 12, Dec. 1994.
Integrated Device Technology Inc.
Myers Bigel & Sibley Sajovec, PA
Nuton My-Trang
LandOfFree
Edge accelerated sense amplifier flip-flop with high fanout... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Edge accelerated sense amplifier flip-flop with high fanout..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Edge accelerated sense amplifier flip-flop with high fanout... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3482308