Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1988-01-05
1989-09-05
Heyman, John S.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307465, 324 73R, 371 151, 371 251, 34082584, H03K 19086, H03K 19003
Patent
active
048641650
ABSTRACT:
A novel ECL Programmable Logic Array (PLA) is provided which operates as an ECL PLA, having ECL voltage level compatible input and output leads, thereby providing a high-speed PLA. A unique programming means is provided which allows the ECL PLA to be programmed using TTL-compatible programming voltage levels, such as are provided by common and inexpensive prior art TTL PLA programmers. In another embodiment higher speed is achieved by the design of each sense amplifier using emitter function logic such that the sense transistor and load functions a cascode amplifier. In another embodiment a lower power PLA device is achieved by utilizing a switched current source pull down means for pulling down the rows of the PLA array. In another embodiment low power and user convenience is achieved by allowing each pair of output terminals to share a predefined set of product terms. In another embodiment of this invention, each output terminal is capable of having its output polarity programmed, in order to provide either a desired product term, or the inverse of that product term.
REFERENCES:
patent: 4464750 (1984-08-01), Tatematsu
patent: 4595875 (1986-06-01), Chan et al.
patent: 4607177 (1986-08-01), Lechner
patent: 4625129 (1986-11-01), Ueno
patent: 4625162 (1986-11-01), Bosnyak
patent: 4625311 (1986-11-01), Fitzpatrick et al.
patent: 4638243 (1987-01-01), Chan
patent: 4658253 (1987-04-01), Johnson
patent: 4670708 (1987-06-01), Bosnyak et al.
patent: 4698589 (1987-10-01), Blankenship et al.
patent: 4701695 (1987-10-01), Chan et al.
patent: 4730273 (1988-03-01), Sluss
Cavlan, "Field-PLAs Simplify Logic Designs", Electronic Design, 9-1-75, pp. 84-90.
Paper entitled "A 3.6 ns ECL Programmable Array Logic IC", by Michael S. Millhollan et al., IEEE International Solid-State Circuit Conference, vol. 28, Feb. 1985, 32nd Conf., Coral Gables, Session XV: High Speed Array, pp. 202-203, IEEE, New York, U.S.
Schmitz et al., "Semi-Custom Arrays", IEEE, SSC Conf., San Fran., 2/1984.
Hoberman Barry A.
Moss William E.
Advanced Micro Devices , Inc.
Callahan Timothy P.
Heyman John S.
LandOfFree
ECL programmable logic array with direct testing means for verif does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with ECL programmable logic array with direct testing means for verif, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and ECL programmable logic array with direct testing means for verif will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-245308