Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1990-04-17
1992-09-01
Miller, Stanley D.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307455, 307291, 307443, 307520, 307556, H03K 1716
Patent
active
051441586
ABSTRACT:
A latch circuit including at least three gate circuits, and a noise resistance circuit. A first gate circuit (3, 4, 11, 16) receives a data signal (DT) and a clock signal (CLK). A second gate circuit (1, 7, 13, 17) is connected to an output of the first gate circuit. A third gate circuit (2, 5, 12 18) receives a first inverted clock signal (CLK) at an input terminal. A second input terminal of the third gate circuit is connected to an output of the second gate circuit and is a first output terminal is connected to an input terminal of the second gate circuit, so that a feedback line is formed between the second and third gate circuits. The noise resistance circuit (8, 9, 20, 21) has at least a signal delay element in the feedback line. The noise resistance circuit may include a filter circuit. The noise resistance circuit may also include an amplifier circuit.
REFERENCES:
patent: 3138743 (1964-06-01), Kilby
patent: 3786282 (1974-01-01), Orndorff
patent: 4398105 (1983-08-01), Keller
198, 1977 IEEE Int. Solid-State Circuits Conference Session XVI: High Speed Logic.
Kanai Yasunori
Nawata Kazumasa
Saitoh Taichi
Sakai Toshiaki
Shimizu Mitsuhisa
Fujitsu Limited
Miller Stanley D.
Wambach Margaret Rose
LandOfFree
ECL latch circuit having a noise resistance circuit in only one does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with ECL latch circuit having a noise resistance circuit in only one , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and ECL latch circuit having a noise resistance circuit in only one will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-769563