Echo suppressor break-in circuitry

Details Echo suppressor break-in circuitry Echo suppressor break-in circuitry

1975-10-10

1976-11-16

Claffy, Kathleen H.

H04B 320

Patent

active

039925943

ABSTRACT:
Echo suppressor break-in circuitry must be able to distinguish between double-talking speech on one path of a transmission channel and echos on that one path due to speech on the other path in order that suppression can be removed when both parties are talking. The present disclosure relates to an improved method and arrangement for approximating the echo that may result on an echo return path from speech on another path, which approximation may then be compared with the actual signals on the return path to determine the presence of double-talking speech. In an illustrative embodiment, a first memory store arrangement follows increasing magnitude signals and, during decreasing magnitude signals, provides an output signal corresponding to a predetermined decay rate. A second memory store arrangement follows increasing signals, less a predetermined loss, and holds the magnitude of the last peak while the signal is decreasing. The second memory output is used to approximate echo as long as it is less than the first memory output; otherwise, the first memory output is used.

REFERENCES:
patent: 3673355 (1972-06-01), La Marche et al.
patent: 3823275 (1974-07-01), La Marche et al.
patent: 3896273 (1975-07-01), Fariello

Affiliated with

Also associated with

Rating

Echo suppressor break-in circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Echo suppressor break-in circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Echo suppressor break-in circuitry will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-672160