Echo reduction circuit

Details Echo reduction circuit Echo reduction circuit

1988-10-28

1991-02-05

Ng, Jin F.

Multiplex communications

Wide area network

Packet switching

379388, 379390, 379406, H04M 908

Patent

active

049911660

ABSTRACT:
An echo reduction circuit that may be used to reduce the returned echo in communication links with signficant delay. By making effective use of the echo-masking effect of near-simultaneous desired speech energy and the redundancy present in normal speech, the circuit makes possible wide bandwidth, non-choppy, perceived distortion-free, and perceived echo-free teleconferencing. The circuit performs a rapid time constant, semi-waveform-following partial attenuation of a preemphasized version of the returning transmit signal proportional to a calculation of the likely strength of the returned echo in relation to the strength of the local speech.

REFERENCES:
patent: 3751602 (1973-08-01), Breeden
patent: 3963868 (1976-07-01), Randmere et al.
patent: 3970786 (1976-07-01), Randmere et al.
patent: 4051325 (1977-09-01), Mafune et al.
patent: 4490582 (1984-12-01), Munson
patent: 4527014 (1985-07-01), Styrna
patent: 4731832 (1988-03-01), Brossaud et al.

Affiliated with

Also associated with

Rating

Echo reduction circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Echo reduction circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Echo reduction circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-17338