ECC Check bit generation using through checking parity bits

Details ECC Check bit generation using through checking parity bits ECC Check bit generation using through checking parity bits

1980-06-30

1982-08-17

Malzahn, David H.

Excavating

G06F 1110

Patent

active

043453287

ABSTRACT:
Apparatus for and method of providing single bit error correction and double bit error detection using through checking parity bits. A coding scheme is implemented which uses through checking parity bits appended to each byte as check bits. The remaining check bits are generated such that the combination of through checking parity bits and remaining check bits together provide single bit error correction and double bit error detection.

REFERENCES:
patent: 3755779 (1973-08-01), Price
patent: 4077028 (1978-02-01), Lui et al.
patent: 4077565 (1978-03-01), Nibby, Jr. et al.

Affiliated with

Also associated with

Rating

ECC Check bit generation using through checking parity bits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with ECC Check bit generation using through checking parity bits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and ECC Check bit generation using through checking parity bits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-189919