Early write DRAM architecture with vertically folded bitlines

Static information storage and retrieval – Interconnection arrangements – Magnetic

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S063000, C365S136000

Reexamination Certificate

active

06519174

ABSTRACT:

BACKGROUND
The present invention relates generally to integrated circuit memory devices and, more particularly, to improving random access cycle time for Dynamic Random Access Memories (DRAMs).
The evolution of sub-micron CMOS technology has resulted in significant improvement in microprocessor speeds. Quadrupling roughly every three years, microprocessor speeds have now even exceeded 1 Ghz. Along with these advances in microprocessor technology have come more advanced software and multimedia applications, requiring larger memories for the application thereof. Accordingly, there is an increasing demand for larger Dynamic Random Access Memories (DRAMs) with higher density and performance.
DRAM architectures have evolved over the years, being driven by system requirements that necessitate larger memory capacity. However, the speed of a DRAM, characterized by its random access time (tRAC) and its random access cycle time (tRC), has not improved in a similar fashion. As a result, there is a widening speed gap between the DRAMs and the CPU, since the clock speed of the CPU steadily improves over time.
The random access cycle time (tRC) of a DRAM array is generally determined by the array time constant, which represents the amount of time to complete all of the random access operations. Such operations include: wordline activation, signal development on the bitlines, bitline sensing, signal write back, wordline deactivation and bitline precharging. Because these operations are performed sequentially in a conventional DRAM architecture, increasing the transfer speed, or bandwidth, of the DRAM becomes problematic.
BRIEF SUMMARY
The foregoing discussed drawbacks and deficiencies of the prior art are overcome or alleviated by a memory cell system for a dynamic random access memory (DRAM) array. In an exemplary embodiment of the invention, the system includes a plurality of data storage elements arranged in rows and columns. A plurality of wordlines corresponds to the columns, and a plurality of lower bit lines corresponds to the rows, with each of the plurality of lower bitlines further being associated with a plurality of upper, complementary bitlines thereto. The plurality of upper bitlines are vertically aligned with the plurality of lower bitlines, thereby defining a plurality of vertically folded bitline pairs. Further, a plurality of sense amplifiers are arranged in the rows, with each of said plurality of sense amplifiers having one of said plurality of vertically folded bitline pairs as inputs thereto. When one of the plurality of wordlines is activated, a subset of the rows corresponding to the vertically folded bitline pairs is activated.
In a preferred embodiment, when one of the plurality of wordlines is activated, only every other of the rows corresponding to the vertically folded bitline pairs is activated. In addition, the plurality of data storage elements are arranged in a non-cross point configuration with respect to the rows and columns. One group of the sense amplifiers is arranged on one side of the array, while another group of the sense amplifiers is arranged on the opposite side of the array. When one group of the sense amplifiers is activated, the other group of sense amplifiers is deactivated. Correspondingly, when the other group of sense amplifiers is activated, the one group of sense amplifiers is deactivated.


REFERENCES:
patent: 4980862 (1990-12-01), Foss
patent: 5008214 (1991-04-01), Redwine
patent: 5093808 (1992-03-01), Foss
patent: 5276649 (1994-01-01), Hoshita et al.
patent: 5292678 (1994-03-01), Dhong et al.
patent: 5461589 (1995-10-01), Hidaka et al.
patent: 5550769 (1996-08-01), Hidaka et al.
patent: 5602772 (1997-02-01), Nakano et al.
patent: 5625601 (1997-04-01), Gillingham et al.
patent: 5636174 (1997-06-01), Rao
patent: 5687132 (1997-11-01), Rao
patent: 5787311 (1998-07-01), Waller
patent: 5877976 (1999-03-01), Lattimore et al.
patent: 6069815 (2000-05-01), Muller et al.
patent: 6151260 (2000-11-01), Birk
patent: 6188598 (2001-02-01), Mueller et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Early write DRAM architecture with vertically folded bitlines does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Early write DRAM architecture with vertically folded bitlines, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Early write DRAM architecture with vertically folded bitlines will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3166214

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.