Electrical computers and digital processing systems: multicomput – Computer-to-computer session/connection establishing – Session/connection parameter setting
Reexamination Certificate
2011-08-30
2011-08-30
Srivastava, Vivek (Department: 2433)
Electrical computers and digital processing systems: multicomput
Computer-to-computer session/connection establishing
Session/connection parameter setting
C711S141000
Reexamination Certificate
active
08010682
ABSTRACT:
In a shared memory architecture, early coherency indication is used to notify a communications interface, prior to the data for a memory request is returned, and prior to updating a coherency directory in response to the memory request, that the return data can be used by the communications interface when it is received thereby from a source of the return data. By doing so, the communications interface can often begin forwarding the return data over its associated communication link with little or no latency once the data is retrieved from its source. In addition, the communications interface is often no longer required to wait for updating of the coherency directory to complete prior to forwarding the return data over the communication link. As such, the overall latency for handling the memory request is typically reduced.
REFERENCES:
patent: 5890217 (1999-03-01), Kabemoto et al.
patent: 5911051 (1999-06-01), Carson et al.
patent: 6108764 (2000-08-01), Baumgartner et al.
patent: 6374331 (2002-04-01), Janakiraman et al.
patent: 6463510 (2002-10-01), Jones et al.
patent: 6631448 (2003-10-01), Weber
patent: 6738836 (2004-05-01), Kessler et al.
patent: 6934814 (2005-08-01), Glasco et al.
patent: 6954829 (2005-10-01), Beers et al.
patent: 7124253 (2006-10-01), Wright
patent: 7216205 (2007-05-01), Greer et al.
patent: 2001/0034815 (2001-10-01), Dugan et al.
patent: 2002/0083244 (2002-06-01), Hammarlund et al.
patent: 2003/0041216 (2003-02-01), Rosenbluth et al.
patent: 2003/0079085 (2003-04-01), Ang
patent: 2003/0196047 (2003-10-01), Kessler et al.
patent: 2004/0268054 (2004-12-01), Peir et al.
patent: 2005/0071563 (2005-03-01), Kuttanna et al.
patent: 2005/0154805 (2005-07-01), Steely et al.
patent: 2007/0055826 (2007-03-01), Morton et al.
Azimi, M et al., “Scalability Port: A Coherent Interface for Shared memory Multiprocessors”, High Performance Interconnects IEEE, Aug. 21, 2002, pp. 65-70.
Azimi, M. et al., “Scalability Port: A Coherent Interface for Shared memory Multiprocessors,” High Performance Interconnects IEEE, (Aug. 21, 2002), pp. 65-70.
Lilja, D.J. “Cache Coherance in Large Scale Shared Memory Multiprocessors: Issues and Comparisons,” ACM Computing Surveys, (Sep. 2003), pp. 303-338.
Ender, Bilir E., et al. “Multicast Snooping: A New Coherance Method Using A Multicase Address Network,” Computer Architecture News, (May 1999), pp. 294-304.
Tracey et al., A Hardware Description Language for Processor Based Digital Systems, 1982, IEEE 19th Design Automation Conference, pp. 330-337.
Barrett Wayne Melvin
Shedivy David Alan
Valk Kenneth Michael
Vanderpool Brian T.
Goodchild William J
International Business Machines - Corporation
Srivastava Vivek
Wood Herron & Evans LLP
LandOfFree
Early coherency indication for return data in shared memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Early coherency indication for return data in shared memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Early coherency indication for return data in shared memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2693108